TW202322668A - Circuit board structure - Google Patents
Circuit board structure Download PDFInfo
- Publication number
- TW202322668A TW202322668A TW111124282A TW111124282A TW202322668A TW 202322668 A TW202322668 A TW 202322668A TW 111124282 A TW111124282 A TW 111124282A TW 111124282 A TW111124282 A TW 111124282A TW 202322668 A TW202322668 A TW 202322668A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- circuit
- retaining wall
- circuit layer
- annular retaining
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
- H05K1/0222—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Diaphragms For Electromechanical Transducers (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
本發明是有關於一種基板結構,且特別是有關於一種電路板結構。The present invention relates to a substrate structure, and in particular to a circuit board structure.
在現有電路板中,同軸穿孔(coaxial via)的設計在內部導體層與外部導體層之間需要有一層或一層以上的絕緣層來作阻絕,其中形成絕緣層的方式是透過壓合增層的方式來達成。因此在同軸穿孔的兩端會有阻抗不匹配且會出現電磁干擾(electromagnetic interference, EMI)屏蔽缺口,進而影響高頻訊號完整性。In the existing circuit board, the design of the coaxial via (coaxial via) requires one or more insulating layers between the inner conductor layer and the outer conductor layer for insulation, and the way to form the insulating layer is through lamination. way to achieve. Therefore, there will be impedance mismatch at both ends of the coaxial via and electromagnetic interference (EMI) shielding gaps will appear, thereby affecting the integrity of high-frequency signals.
本發明提供一種電路板結構,其可有效的阻止能量損失及減少雜訊干擾,可具有較佳的訊號完整性。The invention provides a circuit board structure, which can effectively prevent energy loss and reduce noise interference, and can have better signal integrity.
本發明的電路板結構,其包括一第一介電層、一第一內部線路層、一第二內部線路層、一導電連接層、一第二介電層、二第三介電層、一第三內部線路層、一第四內部線路層、二導電通孔、一第一環型擋牆、一第二環型擋牆、二第四介電層、一第一外部線路層、一第二外部線路層、一第三環型擋牆與以及一第四環型擋牆。第一介電層具有彼此相對的一第一表面與一第二表面及貫穿第一介電層且連接第一表面與第二表面的一開口。第一內部線路層配置於第一介電層的第一表面上。第二內部線路層配置於第一介電層的第二表面上。導電連接層覆蓋第一介電層的開口的內壁且連接第一內部線路層與第二內部線路層。第二介電層填滿第一介電層的開口。第三介電層分別覆蓋第一內部線路層、第二內部線路層以及第二介電層。第三內部線路層及第四內部線路層分別覆蓋於第三介電層上。導電通孔貫穿第三介電層以及第二介電層,且電性連接第三內部線路層與第四內部線路層。第一環型擋牆與第二環型擋牆分別配置於第三介電層內、圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層。第四介電層分別覆蓋第三內部線路層以及第四內部線路層。第一外部線路層與第二外部線路層分別覆蓋於第四介電層上。第三環型擋牆與第四環型擋牆分別配置於第四介電層內且電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。The circuit board structure of the present invention comprises a first dielectric layer, a first internal circuit layer, a second internal circuit layer, a conductive connection layer, a second dielectric layer, two third dielectric layers, a A third internal circuit layer, a fourth internal circuit layer, two conductive vias, a first annular retaining wall, a second annular retaining wall, two fourth dielectric layers, a first external circuit layer, a second Two external circuit layers, a third annular retaining wall and a fourth annular retaining wall. The first dielectric layer has a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface. The first internal circuit layer is configured on the first surface of the first dielectric layer. The second internal circuit layer is disposed on the second surface of the first dielectric layer. The conductive connecting layer covers the inner wall of the opening of the first dielectric layer and connects the first internal circuit layer and the second internal circuit layer. The second dielectric layer fills the opening of the first dielectric layer. The third dielectric layer covers the first internal circuit layer, the second internal circuit layer and the second dielectric layer respectively. The third internal circuit layer and the fourth internal circuit layer are respectively covered on the third dielectric layer. The conductive via penetrates through the third dielectric layer and the second dielectric layer, and electrically connects the third internal circuit layer and the fourth internal circuit layer. The first ring-shaped retaining wall and the second ring-shaped retaining wall are respectively disposed in the third dielectric layer, surround the conductive via hole and electrically connect the third inner circuit layer and the first inner circuit layer, and the fourth inner circuit layer and the second inner circuit layer. Two internal circuit layers. The fourth dielectric layer respectively covers the third internal circuit layer and the fourth internal circuit layer. The first outer circuit layer and the second outer circuit layer respectively cover the fourth dielectric layer. The third annular retaining wall and the fourth annular retaining wall are respectively disposed in the fourth dielectric layer and are electrically connected to the first outer circuit layer and the third inner circuit layer, and the second outer circuit layer and the fourth inner circuit layer.
本發明的電路板結構,其包括二電路板單元以及一連接結構層。每一電路板單元包括一第一介電層、一第一內部線路層、一第二內部線路層、一導電連接層、一第二介電層、二第三介電層、一第三內部線路層、一第四內部線路層、二導電通孔、一第一環型擋牆、一第二環型擋牆、二第四介電層、一第一外部線路層、一第二外部線路層、一第三環型擋牆與以及一第四環型擋牆。第一介電層具有彼此相對的一第一表面與一第二表面及貫穿第一介電層且連接第一表面與第二表面的一開口。第一內部線路層配置於第一介電層的第一表面上。第二內部線路層配置於第一介電層的第二表面上。導電連接層覆蓋第一介電層的開口的內壁且連接第一內部線路層與第二內部線路層。第二介電層填滿第一介電層的開口。第三介電層分別覆蓋第一內部線路層、第二內部線路層以及第二介電層。第三內部線路層及第四內部線路層分別覆蓋於第三介電層上。導電通孔貫穿第三介電層以及第二介電層,且電性連接第三內部線路層與第四內部線路層。第一環型擋牆與第二環型擋牆分別配置於第三介電層內、圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層。第四介電層分別覆蓋第三內部線路層以及第四內部線路層。第一外部線路層與第二外部線路層分別覆蓋於第四介電層上。第三環型擋牆與第四環型擋牆分別配置於第四介電層內且電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。第三環型擋牆與第四環型擋牆至少其中一者的一部分對應導電通孔設置。連接結構層包括一連接層以及多個導電接合部。連接層位於電路板單元之間且覆蓋每一電路板單元的第一外部線路層,而導電接合部連接至每一電路板單元的第一外部線路層,而使電路板單元對接在一起。The circuit board structure of the present invention includes two circuit board units and a connection structure layer. Each circuit board unit includes a first dielectric layer, a first internal circuit layer, a second internal circuit layer, a conductive connection layer, a second dielectric layer, two third dielectric layers, a third internal Circuit layer, a fourth internal circuit layer, two conductive vias, a first annular retaining wall, a second annular retaining wall, two fourth dielectric layers, a first external circuit layer, a second external circuit layer, a third annular retaining wall and a fourth annular retaining wall. The first dielectric layer has a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface. The first internal circuit layer is configured on the first surface of the first dielectric layer. The second internal circuit layer is disposed on the second surface of the first dielectric layer. The conductive connecting layer covers the inner wall of the opening of the first dielectric layer and connects the first internal circuit layer and the second internal circuit layer. The second dielectric layer fills the opening of the first dielectric layer. The third dielectric layer covers the first internal circuit layer, the second internal circuit layer and the second dielectric layer respectively. The third internal circuit layer and the fourth internal circuit layer are respectively covered on the third dielectric layer. The conductive via penetrates through the third dielectric layer and the second dielectric layer, and electrically connects the third internal circuit layer and the fourth internal circuit layer. The first ring-shaped retaining wall and the second ring-shaped retaining wall are respectively arranged in the third dielectric layer, surround the conductive via hole and electrically connect the third inner circuit layer and the first inner circuit layer, and the fourth inner circuit layer and the second inner circuit layer. Two internal circuit layers. The fourth dielectric layer respectively covers the third internal circuit layer and the fourth internal circuit layer. The first outer circuit layer and the second outer circuit layer respectively cover the fourth dielectric layer. The third annular retaining wall and the fourth annular retaining wall are respectively disposed in the fourth dielectric layer and are electrically connected to the first outer circuit layer and the third inner circuit layer, and the second outer circuit layer and the fourth inner circuit layer. A part of at least one of the third annular retaining wall and the fourth annular retaining wall is disposed corresponding to the conductive through hole. The connection structure layer includes a connection layer and a plurality of conductive junctions. The connection layer is located between the circuit board units and covers the first outer circuit layer of each circuit board unit, and the conductive junction is connected to the first outer circuit layer of each circuit board unit, so that the circuit board units are butted together.
基於上述,在本發明的電路板結構的設計中,第一環型擋牆與一第二環型擋牆圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層,而第三環型擋牆與第四環型擋牆電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。如此設計,使環型擋牆呈現面屏(closed boundary)式的封閉結構,除了可降低電磁干擾(EMI)且完全涵蓋導電通孔的訊號外,相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本發明的電路板結構亦可有效的阻止能量損失及減少雜訊干擾,因而可具有較佳的訊號完整性。Based on the above, in the design of the circuit board structure of the present invention, the first annular retaining wall and a second annular retaining wall surround the conductive via and electrically connect the third inner circuit layer with the first inner circuit layer and the fourth inner circuit layer. The inner circuit layer and the second inner circuit layer, and the third annular retaining wall and the fourth annular retaining wall are electrically connected to the first outer circuit layer and the third inner circuit layer and the second outer circuit layer and the fourth inner circuit layer . Such a design makes the ring-shaped retaining wall present a closed boundary closed structure, which can reduce electromagnetic interference (EMI) and completely cover the signal of the conductive via, compared with the surrounding conductive via in the prior art For arranging a single row of blind holes with gaps, the circuit board structure of the present invention can also effectively prevent energy loss and reduce noise interference, thus having better signal integrity.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail together with the accompanying drawings.
圖1A是依照本發明的一實施例的一種電路板結構的俯視示意圖。圖1B是沿圖1A的線I-I的剖面示意圖。圖1C是沿圖1A的線II-II的剖面示意圖。須說明的是,圖1B是電路板結構位於第一位置P1的剖面示意圖,而圖1C是電路板結構位於第二位置P2的剖面示意圖。FIG. 1A is a schematic top view of a circuit board structure according to an embodiment of the present invention. FIG. 1B is a schematic cross-sectional view along line I-I of FIG. 1A . FIG. 1C is a schematic cross-sectional view along line II-II of FIG. 1A . It should be noted that FIG. 1B is a schematic cross-sectional view of the circuit board structure at the first position P1 , and FIG. 1C is a schematic cross-sectional view of the circuit board structure at the second position P2 .
請參考圖1A、圖1B以及圖1C,在本實施例中電路板結構100a包括一第一介電層110、一第二介電層113、二第三介電層115、二第四介電層117、一第一內部線路層120、一第二內部線路層125、一導電連接層127、一第三內部線路層130、一第四內部線路層140、二導電通孔150、一第一環型擋牆160、一第二環型擋牆165、一第一外部線路層170、一第二外部線路層180、一第三環型擋牆190與以及一第四環型擋牆195。Please refer to FIG. 1A, FIG. 1B and FIG. 1C. In this embodiment, the
詳細來說,在本實施例中,第一介電層110具有彼此相對的一第一表面S1與一第二表面S2及貫穿第一介電層110且連接第一表面S1與第二表面S2的一開口H。第一內部線路層120配置於第一介電層110的第一表面S1上。第二內部線路層125配置於第一介電層110的第二表面S2上。導電連接層127覆蓋第一介電層110的開口H的內壁且連接第一內部線路層120與第二內部線路層125。第二介電層113填滿第一介電層110的開口H,且切齊第一內部線路層120與第二內部線路層125。此處,第一介電層110可以使用一般介電材料,其中第一介電層110的介電常數可低於5.0,而第一介電層110的介電損耗(Df)可低於0.02,藉此提供適當的阻抗匹配。第二介電層113的介電常數可低於5.0,而第二介電層113的介電損耗(Df)則大於0且小於0.025,以提供適當的絕緣性與阻抗匹配外,還可降低介電耗損。In detail, in this embodiment, the first
再者,本實施例的第三介電層115分別覆蓋第一內部線路層120、第二內部線路層125以及第二介電層113彼此相對的兩側。第三內部線路層130及第四內部線路層140分別覆蓋於第三介電層115上。導電通孔150貫穿第三介電層115以及第二介電層113,且電性連接第三內部線路層130與第四內部線路層140。更具體來說,在本實施例中,每一導電通孔150包括一貫孔152、一導電材料層154以及一填孔材料156。貫孔152貫穿第三介電層115以及第二介電層113,而導電材料層154覆蓋貫孔152的內壁且電性連接第三內部線路層130與第四內部線路層140。填孔材料156填滿貫孔152,且第三內部線路層130與第四內部線路層140分別覆蓋填孔材料156彼此相對的一上表面157與一下表面159。Moreover, the third
再者,本實施例的第一環型擋牆160與第二環型擋牆165分別配置於第三介電層115內、圍繞導電通孔150且電性連接第三內部線路層130與第一內部線路層120以及第四內部線路層140與第二內部線路層125。第四介電層117分別覆蓋第三內部線路層130以及第四內部線路層140。第一外部線路層170與第二外部線路層180分別覆蓋於第四介電層117上。第三環型擋牆190與第四環型擋牆195分別配置於第四介電層117內且電性連接第一外部線路層170與第三內部線路層130以及第二外部線路層180與第四內部線路層140。此處,第三介電層115與第四介電層117可分別例如是光成像介電質(photoimageable dielectric,PID)材料、預浸料(pre-preg)或味之素增補膜(Ajinomoto Build-up Film,ABF)。第三介電層115與第四介電層117的介電常數可低於4.2,而第三介電層115與第四介電層117的介電損耗(Df)則大於0且小於0.01。Furthermore, the first
特別是,在本實施例中,第三內部線路層130、導電通孔150以及第四內部線路層140而定義出二訊號路徑L11,而第一外部線路層170、第三環型擋牆190、第三內部線路層130、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、第四內部線路層140、第四環型擋牆195以及第二外部線路層180定義出一接地路徑L12,且接地路徑L12環繞訊號路徑L11。In particular, in this embodiment, the third
更進一步來說,請參考圖1B,第一外部線路層170包括一接地線路174(即第一接地線路)。第二外部線路層180包括一接地線路184(即第二接地線路)。第三內部線路層130包括一訊號線路132(即第一訊號線路)以及一接地線路134(即第三接地線路)。第四內部線路層140包括一訊號線路142(即第二訊號線路)以及一接地線路144(即第四接地線路)。訊號線路132、導電通孔150以及訊號線路142定義出訊號路徑L11,而接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及第二接地線路184定義出接地路徑L12。由於訊號路徑L11被接地路徑L12所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。More specifically, please refer to FIG. 1B , the first
此外,請參考圖1C,接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出接地路徑L14,且接地路徑L14環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。再者,第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L13,且接地路徑L13環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。In addition, please refer to FIG. 1C, the grounding path L14 is defined by the
簡言之,本實施例由訊號線路132、導電通孔150以及訊號線路142所定義出訊號路徑L11被由接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及第二接地線路184所定義出接地路徑L12環繞包圍住。意即,可傳輸5G等高頻高速訊號的訊號路徑L11的周圍設置封閉性佳的接地路徑L12,藉此可形成良好的高頻高速迴路,而使得本實施例的電路板結構100可具有較佳的訊號完整性。此處,所述的高頻是指頻率大於1GHz;而所述的高速是指資料傳輸的速度大於100Mbps。In short, in this embodiment, the signal path L11 defined by the
再者,由於第一環型擋牆160、第二環型擋牆165、第三環型擋牆190及第四環型擋牆195為面屏(closed boundary)式的封閉結構,可以完全涵蓋導電通孔150的訊號。相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本實施例的電路板結構100a可有效的阻止能量損失及減少雜訊干擾,可具有較佳的訊號完整性。此外,導電通孔150、導電連接層127以及第二介電層113定義出同軸穿孔(coaxial via),其中第二介電層113位於導電通孔150與導電連接層127之間。相較於現有技術中以壓合絕緣層的增層法方式來阻絕同軸穿孔的內部導體層與外部導體層而言,本實施例的電路板結構100a的製作方法可避免產生阻抗不匹配而影響高頻訊號的完整性的問題。Furthermore, since the first
圖2A及圖2B是依照本發明的另一實施例的一種電路板結構在第一位置與第二位置的剖面示意圖。請先參考圖2A,為了提高電路板結構100b的應用,本實施例的第三環型擋牆192可對應導電通孔150設置。此處,第一外部線路層170包括訊號線路172以及接地線路174。訊號線路172、第三環型擋牆192、訊號線路132、導電通孔150以及訊號線路142定義出訊號路徑L21。接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出接地路徑L22。由於訊號路徑L21被接地路徑L22所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。2A and 2B are schematic cross-sectional views of a circuit board structure at a first position and a second position according to another embodiment of the present invention. Please refer to FIG. 2A first. In order to improve the application of the
請參考圖2B,電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出一接地路徑L24,且接地路徑L24環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。此外,電路板結構100b的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L23,且接地路徑L23環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。2B, the
圖3是包括圖2A的電路板結構的一種電子裝置的局部剖面示意圖。在本實施例中,電子裝置10a包括上述例如是圖2A的電路板結構100b以及電子元件20,其中電子元件20電性連接電路板結構100b,且電子元件20包括多個接墊22。此外,本實施例的電子裝置10a還包括多個連接件30,配置於電路板結構100b的第一外部線路層170與電子元件20的接墊22之間,其中電子元件20透過連接件30與電路板結構100b電性連接。此處,連接件30例如是銲球,但不以此為限。在應用上,可在電路板結構100b相對於電子元件20的另一側上設置天線結構,可解決同一平面訊號干擾的問題,可降低訊號能量損失及減少雜訊干擾,進而可提升訊號傳輸可靠度。FIG. 3 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 2A . In this embodiment, the
圖4是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請同時參考圖2A以及圖4,在本實施例中,電路板結構200a包括二電路板單元以及一連接結構層210,其中每一個電路板單元即是圖2A中的電路板結構100b。電路板結構100b的第一外部線路層170包括訊號線路172(即第一訊號線路)以及接地線路174(即第一接地線路)。第二外部線路層180包括接地線路184(即第二接地線路)。第三內部線路層130包括訊號線路132(即第三訊號線路)以及接地線路134(即第三接地線路)。第四內部線路層140包括訊號線路142(即第四訊號線路)以及接地線路144(即第四接地線路)。連接結構層210包括一連接層212以及多個導電接合部(包括多個第一導電接合部214與多個第二導電接合部216)。連接層212位於兩個電路板結構100b之間且覆蓋每一個電路板結構100b的第一外部線路層170。第一導電接合部214與第二導電接合部216連接至每一電路板結構100b的第一外部線路層170,而使電路板結構100b對接在一起。此處,第一導電接合部214對應電路板結構100b的導電通孔150設置且連接訊號線路172。第二導電接合部216環繞第一導電接合部214且連接接地線路174。FIG. 4 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 2A and FIG. 4 at the same time. In this embodiment, the
在本實施例中,上方的電路板結構100b位於第一位置P1與下方的電路板結構100b位於第一位置P1,且電路板結構100b與電路板結構100b對接在一起時,上方的電路板結構100b的訊號線路142、導電通孔150、訊號線路132、對應導電通孔150的第三環型擋牆192、訊號線路172、第一導電接合部214、下方的電路板結構100b的訊號線路172、對應導電通孔150的第三環型擋牆192、訊號線路132、導電通孔150以及訊號線路142而定義出二訊號路徑L31。上方的電路板結構100b的接地線路184、第四環型擋牆195、接地線路144、第二環型擋牆165、第二內部線路層125、導電連接層127、第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、下方的電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L32,且接地路徑L32環繞訊號路徑L31。由於訊號路徑L31被接地路徑L32所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。In this embodiment, when the upper
圖5是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請參考圖5,在本實施例中,電路板結構200b包括二電路板單元以及連接結構層210,其中電路板單元即是圖2B中的電路板結構100b以及電路板結構100c。此處,電路板結構100c與圖2A中的電路板結構100b相似,差異之處僅在於:本實施例的第二外部線路層180’還包括訊號線路182(即第二訊號線路),而第四環型擋牆197以及第三環型擋牆192對應導電通孔150設置。FIG. 5 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 5 , in this embodiment, the
當上方的電路板結構100c位於第一位置P1與下方的電路板結構100b位於第二位置P2,且電路板結構100c與電路板結構100b對接在一起時,上方的電路板結構100c的訊號線路182、對應導電通孔150設置第四環型擋牆197、訊號線路142、導電通孔150、訊號線路132、對應導電通孔150設置第三環型擋牆192、訊號線路172、第一導電接合部214、下方電路板結構100b的訊號線路172、對應導電通孔150設置第三環型擋牆192以及訊號線路132定義出二訊號路徑L41。上方的電路板結構100c的接地線路184、第四環型擋牆195、接地線路144、第二環型擋牆165、第二內部線路層125、導電連接層127、第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、下方的電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出一接地路徑L42(即第一接地路徑),且第一接地路L42徑環繞訊號路徑L41。由於訊號路徑L41被接地路徑L42所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。When the upper
此外,下方的電路板結構100b的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L43(即第二接地路徑),且接地路徑L43環繞電路板結構100b的訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。In addition, the second
圖6是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請參考圖6,在本實施例中,電路板結構200c包括二電路板單元以及連接結構層210,其中每一個電路板單元即是圖1C中的電路板結構100a。FIG. 6 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 6 , in this embodiment, the
當上方的電路板結構100a位於第二位置P2與下方的電路板結構100a位於第二位置P2,且電路板結構100a與電路板結構100a對接在一起時,上方的電路板結構100a的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L51,且接地路徑L51環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。When the upper
再者,上方的電路板結構100a的第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一接地內部線路層120定義出接地路徑L52,且接地路徑L52環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。此外,下方的電路板結構100a的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L51,且接地路徑L51環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。Moreover, the first
需說明的是,上述實施例中所提到的對接方式皆是將二電路板結構的第一外部線路層對接在一起。然,於其他未繪示的對接實施例中,亦可以是一電路板結構的第一外部線路層對接至另一電路板結構的第二外部線路層;或者是,將二電路板結構的第二外部線路層對接在一起,上述皆屬於本發明所欲保護的範圍。It should be noted that, the connection methods mentioned in the above-mentioned embodiments are all to connect the first outer circuit layers of the two circuit board structures together. However, in other unillustrated docking embodiments, it is also possible to connect the first external circuit layer of one circuit board structure to the second external circuit layer of another circuit board structure; or, connect the first external circuit layer of the second circuit board structure The two external circuit layers are connected together, and the above all belong to the protection scope of the present invention.
圖7是包括圖5的電路板結構的一種電子裝置的局部剖面示意圖。請參考圖7,在本實施例中,電子裝置10b包括上述例如是圖5的電路板結構200b以及電子元件20,其中電子元件20電性連接電路板結構200b,且電子元件20包括多個接墊22。此外,本實施例的電子裝置10b還包括多個連接件30,配置於電路板結構200b的第二外部線路層180’與電子元件20的接墊22之間,其中電子元件20透過連接件30與電路板結構200b電性連接。此處,連接件30例如是銲球,但不以此為限。在應用上,可在電路板結構200b相對於電子元件20的另一側上設置天線結構,可解決同一平面訊號干擾的問題,可降低訊號能量損失及減少雜訊干擾,進而可提升訊號傳輸可靠度。FIG. 7 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 5 . Please refer to FIG. 7. In this embodiment, the
綜上所述,在本發明的電路板結構的設計中,第一環型擋牆與一第二環型擋牆圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層,而第三環型擋牆與第四環型擋牆電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。如此設計,使環型擋牆呈現面屏(closed boundary)式的封閉結構,除了可降低電磁干擾(EMI)且完全涵蓋導電通孔的訊號外,相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本發明的電路板結構亦可有效的阻止能量損失及減少雜訊干擾,因而可具有較佳的訊號完整性。To sum up, in the design of the circuit board structure of the present invention, the first annular retaining wall and a second annular retaining wall surround the conductive via and electrically connect the third internal circuit layer and the first internal circuit layer and The fourth inner circuit layer and the second inner circuit layer, and the third annular retaining wall and the fourth annular retaining wall are electrically connected to the first outer circuit layer and the third inner circuit layer and the second outer circuit layer and the fourth inner circuit layer line layer. Such a design makes the ring-shaped retaining wall present a closed boundary closed structure, which can reduce electromagnetic interference (EMI) and completely cover the signal of the conductive via, compared with the surrounding conductive via in the prior art For arranging a single row of blind holes with gaps, the circuit board structure of the present invention can also effectively prevent energy loss and reduce noise interference, thus having better signal integrity.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed above with the embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field may make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention should be defined by the scope of the appended patent application.
10a、10b:電子裝置 20:電子元件 22:接墊 30:連接件 100a、100b、100c、200a、200b、200c:電路板結構 110:第一介電層 113:第二介電層 115:第三介電層 117:第四介電層 120:第一內部線路層 125:第二內部線路層 127:導電連接層 130:第三內部線路層 132:訊號線路 134:接地線路 140:第四內部線路層 142:訊號線路 144:接地線路 150:導電通孔 152:貫孔 154:導電材料層 156:填孔材料 157:上表面 159:下表面 160:第一環型擋牆 165:第二環型擋牆 170:第一外部線路層 172:訊號線路 174:接地線路 180、180’:第二外部線路層 182:訊號線路 184:接地線路 190、192:第三環型擋牆 195、197:第四環型擋牆 210:連接接構層 212:連接層 214:第一導電接合部 216:第二導電接合部 H:開口 L11、L21、L31、L41:訊號路徑 L12、L13、L14、L22、L23、L24、L32、L42、L51、L52:接地路徑 P1:第一位置 P2:第二位置 S1:第一表面 S2:第二表面 10a, 10b: electronic device 20: Electronic components 22: Pad 30: connector 100a, 100b, 100c, 200a, 200b, 200c: circuit board structure 110: the first dielectric layer 113: second dielectric layer 115: the third dielectric layer 117: The fourth dielectric layer 120: The first internal circuit layer 125: The second internal line layer 127: Conductive connection layer 130: The third internal line layer 132: Signal line 134: Grounding line 140: The fourth internal line layer 142: Signal line 144: Grounding line 150: Conductive vias 152: through hole 154: conductive material layer 156: hole filling material 157: upper surface 159: lower surface 160: The first ring retaining wall 165: Second ring retaining wall 170: the first external line layer 172: Signal line 174: Grounding line 180, 180': the second external line layer 182: Signal line 184: Grounding line 190, 192: The third ring retaining wall 195, 197: The fourth ring retaining wall 210: connect the structure layer 212: Connection layer 214: first conductive junction 216: second conductive junction H: open L11, L21, L31, L41: signal path L12, L13, L14, L22, L23, L24, L32, L42, L51, L52: Ground path P1: first position P2: second position S1: first surface S2: second surface
圖1A是依照本發明的一實施例的一種電路板結構的俯視示意圖。 圖1B是沿圖1A的線I-I的剖面示意圖。 圖1C是沿圖1A的線II-II的剖面示意圖。 圖2A及圖2B是依照本發明的另一實施例的一種電路板結構在第一位置與第二位置的剖面示意圖。 圖3是包括圖2A的電路板結構的一種電子裝置的局部剖面示意圖。 圖4是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖5是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖6是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖7是包括圖5的電路板結構的一種電子裝置的局部剖面示意圖。 FIG. 1A is a schematic top view of a circuit board structure according to an embodiment of the present invention. FIG. 1B is a schematic cross-sectional view along line I-I of FIG. 1A . FIG. 1C is a schematic cross-sectional view along line II-II of FIG. 1A . 2A and 2B are schematic cross-sectional views of a circuit board structure at a first position and a second position according to another embodiment of the present invention. FIG. 3 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 2A . FIG. 4 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 5 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 6 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 7 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 5 .
100a:電路板結構 100a: Circuit board structure
110:第一介電層 110: the first dielectric layer
113:第二介電層 113: second dielectric layer
115:第三介電層 115: the third dielectric layer
117:第四介電層 117: The fourth dielectric layer
120:第一內部線路層 120: The first internal circuit layer
125:第二內部線路層 125: The second internal line layer
127:導電連接層 127: Conductive connection layer
130:第三內部線路層 130: The third internal line layer
132:訊號線路 132: Signal line
134:接地線路 134: Grounding line
140:第四內部線路層 140: The fourth internal line layer
142:訊號線路 142: Signal line
144:接地線路 144: Grounding line
150:導電通孔 150: Conductive vias
152:貫孔 152: through hole
154:導電材料層 154: conductive material layer
156:填孔材料 156: hole filling material
157:上表面 157: upper surface
159:下表面 159: lower surface
160:第一環型擋牆 160: The first ring retaining wall
165:第二環型擋牆 165: Second ring retaining wall
170:第一外部線路層 170: the first external line layer
174:接地線路 174: Grounding line
180:第二外部線路層 180: second external line layer
184:接地線路 184: Grounding line
190:第三環型擋牆 190: The third ring retaining wall
195:第四環型擋牆 195: The fourth ring retaining wall
H:開口 H: open
L11:訊號路徑 L11: signal path
L12:接地路徑 L12: Ground path
P1:第一位置 P1: first position
S1:第一表面 S1: first surface
S2:第二表面 S2: second surface
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/873,153 US11737206B2 (en) | 2021-11-15 | 2022-07-26 | Circuit board structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163279661P | 2021-11-15 | 2021-11-15 | |
US63/279,661 | 2021-11-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202322668A true TW202322668A (en) | 2023-06-01 |
TWI808819B TWI808819B (en) | 2023-07-11 |
Family
ID=86306858
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111120375A TWI804335B (en) | 2021-11-15 | 2022-06-01 | Circuit board structure |
TW111124284A TWI815528B (en) | 2021-11-15 | 2022-06-29 | Circuit board structure |
TW111124282A TWI808819B (en) | 2021-11-15 | 2022-06-29 | Circuit board structure |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111120375A TWI804335B (en) | 2021-11-15 | 2022-06-01 | Circuit board structure |
TW111124284A TWI815528B (en) | 2021-11-15 | 2022-06-29 | Circuit board structure |
Country Status (2)
Country | Link |
---|---|
CN (3) | CN116133229A (en) |
TW (3) | TWI804335B (en) |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW507476B (en) * | 1999-11-09 | 2002-10-21 | Gul Technologies Singapore Ltd | Printed circuit boards with in-board shielded circuitry and method of producing the same |
KR100875625B1 (en) * | 2005-11-14 | 2008-12-24 | 티디케이가부시기가이샤 | Composite wiring board and its manufacturing method |
TWM432222U (en) * | 2011-11-18 | 2012-06-21 | Career Technology Mfg Co Ltd | Multilayer flexible circuit board |
TWI469698B (en) * | 2012-08-08 | 2015-01-11 | Unimicron Technology Corp | Circuit structure and manufacturing method thereof |
CN103633060B (en) * | 2012-08-24 | 2016-08-17 | 钰桥半导体股份有限公司 | There is the wiring board of embedded element and electromagnetic barrier |
TW201507555A (en) * | 2013-08-09 | 2015-02-16 | Bridge Semiconductor Corp | Wiring board with hybrid core and dual build-up circuitries |
US9913385B2 (en) * | 2015-07-28 | 2018-03-06 | Bridge Semiconductor Corporation | Methods of making stackable wiring board having electronic component in dielectric recess |
US9837347B2 (en) * | 2015-08-14 | 2017-12-05 | Dyi-chung Hu | Coaxial copper pillar |
US10349520B2 (en) * | 2017-06-28 | 2019-07-09 | Catlam, Llc | Multi-layer circuit board using interposer layer and conductive paste |
JP6810001B2 (en) * | 2017-08-24 | 2021-01-06 | 株式会社Soken | High frequency transmission line |
JP6845118B2 (en) * | 2017-10-25 | 2021-03-17 | 株式会社Soken | High frequency transmission line |
TWI730395B (en) * | 2019-09-04 | 2021-06-11 | 同泰電子科技股份有限公司 | Electromagnetic interference shielding structure, flexible circuit board having electromagnetic interference shielding structure and manufacturing method thereof |
CN212628559U (en) * | 2020-07-08 | 2021-02-26 | 成都市一博科技有限公司 | PCB via hole structure meeting ultrahigh frequency radio frequency signal requirement |
-
2022
- 2022-06-01 TW TW111120375A patent/TWI804335B/en active
- 2022-06-01 CN CN202210617226.0A patent/CN116133229A/en active Pending
- 2022-06-29 CN CN202210751138.XA patent/CN116133230A/en active Pending
- 2022-06-29 TW TW111124284A patent/TWI815528B/en active
- 2022-06-29 TW TW111124282A patent/TWI808819B/en active
- 2022-06-29 CN CN202210751679.2A patent/CN116133231A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
TW202322665A (en) | 2023-06-01 |
TWI804335B (en) | 2023-06-01 |
TWI808819B (en) | 2023-07-11 |
CN116133229A (en) | 2023-05-16 |
TW202322684A (en) | 2023-06-01 |
TWI815528B (en) | 2023-09-11 |
CN116133230A (en) | 2023-05-16 |
CN116133231A (en) | 2023-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10042133B2 (en) | Optical module | |
WO2014022688A1 (en) | Multi-layer transmission lines | |
US7015574B2 (en) | Electronic device carrier adapted for transmitting high frequency signals | |
US20070194434A1 (en) | Differential signal transmission structure, wiring board, and chip package | |
JP2004056144A (en) | Printed wiring board | |
TWI808819B (en) | Circuit board structure | |
TWI785896B (en) | Circuit board and manufacturing method thereof and electronic device | |
US6700181B1 (en) | Method and system for broadband transition from IC package to motherboard | |
CN113678574B (en) | Packaging device for common mode rejection and printed circuit board | |
US11737206B2 (en) | Circuit board structure | |
US11895773B2 (en) | Circuit board structure | |
US6441319B1 (en) | Inserted components for via connection of signal tracks to achieve continuous impedance matching in multi-layer substrate | |
WO2019187013A1 (en) | Electronic circuit | |
US11818833B2 (en) | Circuit board structure | |
TWI808859B (en) | Circuit board structure | |
WO2021131462A1 (en) | Electronic control device | |
TWI734633B (en) | High frequency signal cross-layer transmission structure in multi-layer printed circuit board | |
US20230262890A1 (en) | Circuit board structure | |
US20220077556A1 (en) | Transmission line and electronic device | |
TWM550960U (en) | Flexible printed circuit board | |
US20230053890A1 (en) | Ultrahigh isolation stripline circuit | |
KR20220071806A (en) | Multilayer dielectric substrate with through-via structure | |
US10033076B2 (en) | Stacked filters | |
CN116261258A (en) | Embedded circuit board and electronic equipment |