TW202322668A - Circuit board structure - Google Patents

Circuit board structure Download PDF

Info

Publication number
TW202322668A
TW202322668A TW111124282A TW111124282A TW202322668A TW 202322668 A TW202322668 A TW 202322668A TW 111124282 A TW111124282 A TW 111124282A TW 111124282 A TW111124282 A TW 111124282A TW 202322668 A TW202322668 A TW 202322668A
Authority
TW
Taiwan
Prior art keywords
layer
circuit
retaining wall
circuit layer
annular retaining
Prior art date
Application number
TW111124282A
Other languages
Chinese (zh)
Other versions
TWI808819B (en
Inventor
程石良
Original Assignee
欣興電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 欣興電子股份有限公司 filed Critical 欣興電子股份有限公司
Priority to US17/873,153 priority Critical patent/US11737206B2/en
Publication of TW202322668A publication Critical patent/TW202322668A/en
Application granted granted Critical
Publication of TWI808819B publication Critical patent/TWI808819B/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H05K1/0222Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A circuit board structure includes a first dielectric layer, a first and a second inner circuit layers, a conductive connection layer, a second dielectric layer, two third dielectric layers, a third and a fourth inner circuit layers, two conductive through holes, a first and a second annular retaining walls, two fourth dielectric layers, a first and a second external circuit layers, a third and a fourth annular retaining walls. The conductive through holes penetrate the third and the second dielectric layers and are electrically connected to the third and the fourth inner circuit layers. The first and the second annular retaining walls surround the conductive through holes and electrically connect to the third and the first inner circuit layers and the fourth and the second inner circuit layers. The third and the fourth annular retaining walls are respectively disposed in the fourth dielectric layers and electrically connected to the first external circuit layer and the third inner circuit layer and the second external circuit layer and the fourth inner circuit layer.

Description

電路板結構circuit board structure

本發明是有關於一種基板結構,且特別是有關於一種電路板結構。The present invention relates to a substrate structure, and in particular to a circuit board structure.

在現有電路板中,同軸穿孔(coaxial via)的設計在內部導體層與外部導體層之間需要有一層或一層以上的絕緣層來作阻絕,其中形成絕緣層的方式是透過壓合增層的方式來達成。因此在同軸穿孔的兩端會有阻抗不匹配且會出現電磁干擾(electromagnetic interference, EMI)屏蔽缺口,進而影響高頻訊號完整性。In the existing circuit board, the design of the coaxial via (coaxial via) requires one or more insulating layers between the inner conductor layer and the outer conductor layer for insulation, and the way to form the insulating layer is through lamination. way to achieve. Therefore, there will be impedance mismatch at both ends of the coaxial via and electromagnetic interference (EMI) shielding gaps will appear, thereby affecting the integrity of high-frequency signals.

本發明提供一種電路板結構,其可有效的阻止能量損失及減少雜訊干擾,可具有較佳的訊號完整性。The invention provides a circuit board structure, which can effectively prevent energy loss and reduce noise interference, and can have better signal integrity.

本發明的電路板結構,其包括一第一介電層、一第一內部線路層、一第二內部線路層、一導電連接層、一第二介電層、二第三介電層、一第三內部線路層、一第四內部線路層、二導電通孔、一第一環型擋牆、一第二環型擋牆、二第四介電層、一第一外部線路層、一第二外部線路層、一第三環型擋牆與以及一第四環型擋牆。第一介電層具有彼此相對的一第一表面與一第二表面及貫穿第一介電層且連接第一表面與第二表面的一開口。第一內部線路層配置於第一介電層的第一表面上。第二內部線路層配置於第一介電層的第二表面上。導電連接層覆蓋第一介電層的開口的內壁且連接第一內部線路層與第二內部線路層。第二介電層填滿第一介電層的開口。第三介電層分別覆蓋第一內部線路層、第二內部線路層以及第二介電層。第三內部線路層及第四內部線路層分別覆蓋於第三介電層上。導電通孔貫穿第三介電層以及第二介電層,且電性連接第三內部線路層與第四內部線路層。第一環型擋牆與第二環型擋牆分別配置於第三介電層內、圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層。第四介電層分別覆蓋第三內部線路層以及第四內部線路層。第一外部線路層與第二外部線路層分別覆蓋於第四介電層上。第三環型擋牆與第四環型擋牆分別配置於第四介電層內且電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。The circuit board structure of the present invention comprises a first dielectric layer, a first internal circuit layer, a second internal circuit layer, a conductive connection layer, a second dielectric layer, two third dielectric layers, a A third internal circuit layer, a fourth internal circuit layer, two conductive vias, a first annular retaining wall, a second annular retaining wall, two fourth dielectric layers, a first external circuit layer, a second Two external circuit layers, a third annular retaining wall and a fourth annular retaining wall. The first dielectric layer has a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface. The first internal circuit layer is configured on the first surface of the first dielectric layer. The second internal circuit layer is disposed on the second surface of the first dielectric layer. The conductive connecting layer covers the inner wall of the opening of the first dielectric layer and connects the first internal circuit layer and the second internal circuit layer. The second dielectric layer fills the opening of the first dielectric layer. The third dielectric layer covers the first internal circuit layer, the second internal circuit layer and the second dielectric layer respectively. The third internal circuit layer and the fourth internal circuit layer are respectively covered on the third dielectric layer. The conductive via penetrates through the third dielectric layer and the second dielectric layer, and electrically connects the third internal circuit layer and the fourth internal circuit layer. The first ring-shaped retaining wall and the second ring-shaped retaining wall are respectively disposed in the third dielectric layer, surround the conductive via hole and electrically connect the third inner circuit layer and the first inner circuit layer, and the fourth inner circuit layer and the second inner circuit layer. Two internal circuit layers. The fourth dielectric layer respectively covers the third internal circuit layer and the fourth internal circuit layer. The first outer circuit layer and the second outer circuit layer respectively cover the fourth dielectric layer. The third annular retaining wall and the fourth annular retaining wall are respectively disposed in the fourth dielectric layer and are electrically connected to the first outer circuit layer and the third inner circuit layer, and the second outer circuit layer and the fourth inner circuit layer.

本發明的電路板結構,其包括二電路板單元以及一連接結構層。每一電路板單元包括一第一介電層、一第一內部線路層、一第二內部線路層、一導電連接層、一第二介電層、二第三介電層、一第三內部線路層、一第四內部線路層、二導電通孔、一第一環型擋牆、一第二環型擋牆、二第四介電層、一第一外部線路層、一第二外部線路層、一第三環型擋牆與以及一第四環型擋牆。第一介電層具有彼此相對的一第一表面與一第二表面及貫穿第一介電層且連接第一表面與第二表面的一開口。第一內部線路層配置於第一介電層的第一表面上。第二內部線路層配置於第一介電層的第二表面上。導電連接層覆蓋第一介電層的開口的內壁且連接第一內部線路層與第二內部線路層。第二介電層填滿第一介電層的開口。第三介電層分別覆蓋第一內部線路層、第二內部線路層以及第二介電層。第三內部線路層及第四內部線路層分別覆蓋於第三介電層上。導電通孔貫穿第三介電層以及第二介電層,且電性連接第三內部線路層與第四內部線路層。第一環型擋牆與第二環型擋牆分別配置於第三介電層內、圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層。第四介電層分別覆蓋第三內部線路層以及第四內部線路層。第一外部線路層與第二外部線路層分別覆蓋於第四介電層上。第三環型擋牆與第四環型擋牆分別配置於第四介電層內且電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。第三環型擋牆與第四環型擋牆至少其中一者的一部分對應導電通孔設置。連接結構層包括一連接層以及多個導電接合部。連接層位於電路板單元之間且覆蓋每一電路板單元的第一外部線路層,而導電接合部連接至每一電路板單元的第一外部線路層,而使電路板單元對接在一起。The circuit board structure of the present invention includes two circuit board units and a connection structure layer. Each circuit board unit includes a first dielectric layer, a first internal circuit layer, a second internal circuit layer, a conductive connection layer, a second dielectric layer, two third dielectric layers, a third internal Circuit layer, a fourth internal circuit layer, two conductive vias, a first annular retaining wall, a second annular retaining wall, two fourth dielectric layers, a first external circuit layer, a second external circuit layer, a third annular retaining wall and a fourth annular retaining wall. The first dielectric layer has a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface. The first internal circuit layer is configured on the first surface of the first dielectric layer. The second internal circuit layer is disposed on the second surface of the first dielectric layer. The conductive connecting layer covers the inner wall of the opening of the first dielectric layer and connects the first internal circuit layer and the second internal circuit layer. The second dielectric layer fills the opening of the first dielectric layer. The third dielectric layer covers the first internal circuit layer, the second internal circuit layer and the second dielectric layer respectively. The third internal circuit layer and the fourth internal circuit layer are respectively covered on the third dielectric layer. The conductive via penetrates through the third dielectric layer and the second dielectric layer, and electrically connects the third internal circuit layer and the fourth internal circuit layer. The first ring-shaped retaining wall and the second ring-shaped retaining wall are respectively arranged in the third dielectric layer, surround the conductive via hole and electrically connect the third inner circuit layer and the first inner circuit layer, and the fourth inner circuit layer and the second inner circuit layer. Two internal circuit layers. The fourth dielectric layer respectively covers the third internal circuit layer and the fourth internal circuit layer. The first outer circuit layer and the second outer circuit layer respectively cover the fourth dielectric layer. The third annular retaining wall and the fourth annular retaining wall are respectively disposed in the fourth dielectric layer and are electrically connected to the first outer circuit layer and the third inner circuit layer, and the second outer circuit layer and the fourth inner circuit layer. A part of at least one of the third annular retaining wall and the fourth annular retaining wall is disposed corresponding to the conductive through hole. The connection structure layer includes a connection layer and a plurality of conductive junctions. The connection layer is located between the circuit board units and covers the first outer circuit layer of each circuit board unit, and the conductive junction is connected to the first outer circuit layer of each circuit board unit, so that the circuit board units are butted together.

基於上述,在本發明的電路板結構的設計中,第一環型擋牆與一第二環型擋牆圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層,而第三環型擋牆與第四環型擋牆電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。如此設計,使環型擋牆呈現面屏(closed boundary)式的封閉結構,除了可降低電磁干擾(EMI)且完全涵蓋導電通孔的訊號外,相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本發明的電路板結構亦可有效的阻止能量損失及減少雜訊干擾,因而可具有較佳的訊號完整性。Based on the above, in the design of the circuit board structure of the present invention, the first annular retaining wall and a second annular retaining wall surround the conductive via and electrically connect the third inner circuit layer with the first inner circuit layer and the fourth inner circuit layer. The inner circuit layer and the second inner circuit layer, and the third annular retaining wall and the fourth annular retaining wall are electrically connected to the first outer circuit layer and the third inner circuit layer and the second outer circuit layer and the fourth inner circuit layer . Such a design makes the ring-shaped retaining wall present a closed boundary closed structure, which can reduce electromagnetic interference (EMI) and completely cover the signal of the conductive via, compared with the surrounding conductive via in the prior art For arranging a single row of blind holes with gaps, the circuit board structure of the present invention can also effectively prevent energy loss and reduce noise interference, thus having better signal integrity.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail together with the accompanying drawings.

圖1A是依照本發明的一實施例的一種電路板結構的俯視示意圖。圖1B是沿圖1A的線I-I的剖面示意圖。圖1C是沿圖1A的線II-II的剖面示意圖。須說明的是,圖1B是電路板結構位於第一位置P1的剖面示意圖,而圖1C是電路板結構位於第二位置P2的剖面示意圖。FIG. 1A is a schematic top view of a circuit board structure according to an embodiment of the present invention. FIG. 1B is a schematic cross-sectional view along line I-I of FIG. 1A . FIG. 1C is a schematic cross-sectional view along line II-II of FIG. 1A . It should be noted that FIG. 1B is a schematic cross-sectional view of the circuit board structure at the first position P1 , and FIG. 1C is a schematic cross-sectional view of the circuit board structure at the second position P2 .

請參考圖1A、圖1B以及圖1C,在本實施例中電路板結構100a包括一第一介電層110、一第二介電層113、二第三介電層115、二第四介電層117、一第一內部線路層120、一第二內部線路層125、一導電連接層127、一第三內部線路層130、一第四內部線路層140、二導電通孔150、一第一環型擋牆160、一第二環型擋牆165、一第一外部線路層170、一第二外部線路層180、一第三環型擋牆190與以及一第四環型擋牆195。Please refer to FIG. 1A, FIG. 1B and FIG. 1C. In this embodiment, the circuit board structure 100a includes a first dielectric layer 110, a second dielectric layer 113, two third dielectric layers 115, and two fourth dielectric layers. Layer 117, a first internal circuit layer 120, a second internal circuit layer 125, a conductive connection layer 127, a third internal circuit layer 130, a fourth internal circuit layer 140, two conductive vias 150, a first The annular retaining wall 160 , a second annular retaining wall 165 , a first outer circuit layer 170 , a second outer circuit layer 180 , a third annular retaining wall 190 and a fourth annular retaining wall 195 .

詳細來說,在本實施例中,第一介電層110具有彼此相對的一第一表面S1與一第二表面S2及貫穿第一介電層110且連接第一表面S1與第二表面S2的一開口H。第一內部線路層120配置於第一介電層110的第一表面S1上。第二內部線路層125配置於第一介電層110的第二表面S2上。導電連接層127覆蓋第一介電層110的開口H的內壁且連接第一內部線路層120與第二內部線路層125。第二介電層113填滿第一介電層110的開口H,且切齊第一內部線路層120與第二內部線路層125。此處,第一介電層110可以使用一般介電材料,其中第一介電層110的介電常數可低於5.0,而第一介電層110的介電損耗(Df)可低於0.02,藉此提供適當的阻抗匹配。第二介電層113的介電常數可低於5.0,而第二介電層113的介電損耗(Df)則大於0且小於0.025,以提供適當的絕緣性與阻抗匹配外,還可降低介電耗損。In detail, in this embodiment, the first dielectric layer 110 has a first surface S1 and a second surface S2 opposite to each other and penetrates through the first dielectric layer 110 and connects the first surface S1 and the second surface S2 An opening of H. The first inner circuit layer 120 is disposed on the first surface S1 of the first dielectric layer 110 . The second inner wiring layer 125 is disposed on the second surface S2 of the first dielectric layer 110 . The conductive connection layer 127 covers the inner wall of the opening H of the first dielectric layer 110 and connects the first internal circuit layer 120 and the second internal circuit layer 125 . The second dielectric layer 113 fills up the opening H of the first dielectric layer 110 , and is aligned with the first inner wiring layer 120 and the second inner wiring layer 125 . Here, the first dielectric layer 110 can use general dielectric materials, wherein the dielectric constant of the first dielectric layer 110 can be lower than 5.0, and the dielectric loss (Df) of the first dielectric layer 110 can be lower than 0.02 , thereby providing proper impedance matching. The dielectric constant of the second dielectric layer 113 can be lower than 5.0, and the dielectric loss (Df) of the second dielectric layer 113 is greater than 0 and less than 0.025, so as to provide proper insulation and impedance matching, and can also reduce Dielectric loss.

再者,本實施例的第三介電層115分別覆蓋第一內部線路層120、第二內部線路層125以及第二介電層113彼此相對的兩側。第三內部線路層130及第四內部線路層140分別覆蓋於第三介電層115上。導電通孔150貫穿第三介電層115以及第二介電層113,且電性連接第三內部線路層130與第四內部線路層140。更具體來說,在本實施例中,每一導電通孔150包括一貫孔152、一導電材料層154以及一填孔材料156。貫孔152貫穿第三介電層115以及第二介電層113,而導電材料層154覆蓋貫孔152的內壁且電性連接第三內部線路層130與第四內部線路層140。填孔材料156填滿貫孔152,且第三內部線路層130與第四內部線路層140分別覆蓋填孔材料156彼此相對的一上表面157與一下表面159。Moreover, the third dielectric layer 115 in this embodiment covers the opposite sides of the first inner circuit layer 120 , the second inner circuit layer 125 and the second dielectric layer 113 respectively. The third inner circuit layer 130 and the fourth inner circuit layer 140 respectively cover the third dielectric layer 115 . The conductive via 150 penetrates the third dielectric layer 115 and the second dielectric layer 113 , and electrically connects the third inner circuit layer 130 and the fourth inner circuit layer 140 . More specifically, in this embodiment, each conductive via 150 includes a through hole 152 , a conductive material layer 154 and a hole-filling material 156 . The through hole 152 penetrates through the third dielectric layer 115 and the second dielectric layer 113 , and the conductive material layer 154 covers the inner wall of the through hole 152 and electrically connects the third inner circuit layer 130 and the fourth inner circuit layer 140 . The hole filling material 156 fills the through hole 152 , and the third inner circuit layer 130 and the fourth inner circuit layer 140 respectively cover an upper surface 157 and a lower surface 159 of the hole filling material 156 opposite to each other.

再者,本實施例的第一環型擋牆160與第二環型擋牆165分別配置於第三介電層115內、圍繞導電通孔150且電性連接第三內部線路層130與第一內部線路層120以及第四內部線路層140與第二內部線路層125。第四介電層117分別覆蓋第三內部線路層130以及第四內部線路層140。第一外部線路層170與第二外部線路層180分別覆蓋於第四介電層117上。第三環型擋牆190與第四環型擋牆195分別配置於第四介電層117內且電性連接第一外部線路層170與第三內部線路層130以及第二外部線路層180與第四內部線路層140。此處,第三介電層115與第四介電層117可分別例如是光成像介電質(photoimageable dielectric,PID)材料、預浸料(pre-preg)或味之素增補膜(Ajinomoto Build-up Film,ABF)。第三介電層115與第四介電層117的介電常數可低於4.2,而第三介電層115與第四介電層117的介電損耗(Df)則大於0且小於0.01。Furthermore, the first annular retaining wall 160 and the second annular retaining wall 165 of this embodiment are respectively disposed in the third dielectric layer 115, surround the conductive via 150 and electrically connect the third inner circuit layer 130 and the second inner circuit layer 130. An internal circuit layer 120 , a fourth internal circuit layer 140 and a second internal circuit layer 125 . The fourth dielectric layer 117 covers the third inner circuit layer 130 and the fourth inner circuit layer 140 respectively. The first outer circuit layer 170 and the second outer circuit layer 180 respectively cover the fourth dielectric layer 117 . The third annular retaining wall 190 and the fourth annular retaining wall 195 are respectively disposed in the fourth dielectric layer 117 and electrically connected to the first outer circuit layer 170 and the third inner circuit layer 130 and the second outer circuit layer 180 and the third inner circuit layer 130. The fourth internal circuit layer 140 . Here, the third dielectric layer 115 and the fourth dielectric layer 117 can be, for example, photoimageable dielectric (photoimageable dielectric, PID) material, prepreg (pre-preg) or Ajinomoto Build film (Ajinomoto Build) respectively. -up Film, ABF). The dielectric constant of the third dielectric layer 115 and the fourth dielectric layer 117 may be lower than 4.2, and the dielectric loss (Df) of the third dielectric layer 115 and the fourth dielectric layer 117 is greater than 0 and less than 0.01.

特別是,在本實施例中,第三內部線路層130、導電通孔150以及第四內部線路層140而定義出二訊號路徑L11,而第一外部線路層170、第三環型擋牆190、第三內部線路層130、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、第四內部線路層140、第四環型擋牆195以及第二外部線路層180定義出一接地路徑L12,且接地路徑L12環繞訊號路徑L11。In particular, in this embodiment, the third inner circuit layer 130, the conductive via 150 and the fourth inner circuit layer 140 define the second signal path L11, while the first outer circuit layer 170, the third annular retaining wall 190 , the third internal circuit layer 130, the first annular retaining wall 160, the first internal circuit layer 120, the conductive connection layer 127, the second internal circuit layer 125, the second annular retaining wall 165, the fourth internal circuit layer 140, The fourth annular retaining wall 195 and the second outer circuit layer 180 define a ground path L12, and the ground path L12 surrounds the signal path L11.

更進一步來說,請參考圖1B,第一外部線路層170包括一接地線路174(即第一接地線路)。第二外部線路層180包括一接地線路184(即第二接地線路)。第三內部線路層130包括一訊號線路132(即第一訊號線路)以及一接地線路134(即第三接地線路)。第四內部線路層140包括一訊號線路142(即第二訊號線路)以及一接地線路144(即第四接地線路)。訊號線路132、導電通孔150以及訊號線路142定義出訊號路徑L11,而接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及第二接地線路184定義出接地路徑L12。由於訊號路徑L11被接地路徑L12所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。More specifically, please refer to FIG. 1B , the first external circuit layer 170 includes a ground circuit 174 (ie, a first ground circuit). The second external circuit layer 180 includes a ground circuit 184 (ie, a second ground circuit). The third inner circuit layer 130 includes a signal circuit 132 (ie, the first signal circuit) and a ground circuit 134 (ie, the third ground circuit). The fourth internal circuit layer 140 includes a signal circuit 142 (ie, the second signal circuit) and a ground circuit 144 (ie, the fourth ground circuit). The signal line 132, the conductive via 150 and the signal line 142 define the signal path L11, and the ground line 174, the third annular retaining wall 190, the ground line 134, the first annular retaining wall 160, the first inner circuit layer 120, The conductive connection layer 127 , the second inner circuit layer 125 , the second annular retaining wall 165 , the grounding circuit 144 , the fourth annular retaining wall 195 and the second grounding circuit 184 define a grounding path L12 . Since the signal path L11 is surrounded by the ground path L12 and is closed, a good high-frequency and high-speed loop can be formed.

此外,請參考圖1C,接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出接地路徑L14,且接地路徑L14環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。再者,第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L13,且接地路徑L13環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。In addition, please refer to FIG. 1C, the grounding path L14 is defined by the grounding line 174, the third annular retaining wall 190, the grounding line 134, the first annular retaining wall 160 and the first inner circuit layer 120, and the grounding path L14 surrounds the signal line 132, which is enclosed and surrounded, so it can form a good high-frequency and high-speed loop. Moreover, the second internal circuit layer 125, the second ring-shaped retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195, and the grounding circuit 184 define a grounding path L13, and the grounding path L13 surrounds the signal line 142 in a closed form. Surrounded by nature, it can form a good high-frequency and high-speed loop.

簡言之,本實施例由訊號線路132、導電通孔150以及訊號線路142所定義出訊號路徑L11被由接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及第二接地線路184所定義出接地路徑L12環繞包圍住。意即,可傳輸5G等高頻高速訊號的訊號路徑L11的周圍設置封閉性佳的接地路徑L12,藉此可形成良好的高頻高速迴路,而使得本實施例的電路板結構100可具有較佳的訊號完整性。此處,所述的高頻是指頻率大於1GHz;而所述的高速是指資料傳輸的速度大於100Mbps。In short, in this embodiment, the signal path L11 defined by the signal line 132, the conductive via 150 and the signal line 142 is formed by the ground line 174, the third ring-shaped retaining wall 190, the ground line 134, the first ring-shaped retaining wall 160, the first internal circuit layer 120, the conductive connection layer 127, the second internal circuit layer 125, the second annular retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195 and the second grounding circuit 184 define the grounding The path L12 surrounds it. That is to say, a well-closed grounding path L12 is provided around the signal path L11 capable of transmitting high-frequency and high-speed signals such as 5G, thereby forming a good high-frequency and high-speed loop, so that the circuit board structure 100 of this embodiment can have a relatively Good signal integrity. Here, the high frequency refers to a frequency greater than 1 GHz; and the high speed refers to a data transmission speed greater than 100 Mbps.

再者,由於第一環型擋牆160、第二環型擋牆165、第三環型擋牆190及第四環型擋牆195為面屏(closed boundary)式的封閉結構,可以完全涵蓋導電通孔150的訊號。相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本實施例的電路板結構100a可有效的阻止能量損失及減少雜訊干擾,可具有較佳的訊號完整性。此外,導電通孔150、導電連接層127以及第二介電層113定義出同軸穿孔(coaxial via),其中第二介電層113位於導電通孔150與導電連接層127之間。相較於現有技術中以壓合絕緣層的增層法方式來阻絕同軸穿孔的內部導體層與外部導體層而言,本實施例的電路板結構100a的製作方法可避免產生阻抗不匹配而影響高頻訊號的完整性的問題。Furthermore, since the first annular retaining wall 160, the second annular retaining wall 165, the third annular retaining wall 190 and the fourth annular retaining wall 195 are closed boundary structures, they can completely cover the The signal of the conductive via 150 . Compared with the single row of blind holes with gaps around the conductive vias in the prior art, the circuit board structure 100a of this embodiment can effectively prevent energy loss and reduce noise interference, and can have better signal integrity sex. In addition, the conductive via 150 , the conductive connection layer 127 and the second dielectric layer 113 define a coaxial via, wherein the second dielectric layer 113 is located between the conductive via 150 and the conductive connection layer 127 . Compared with the build-up method of pressing the insulating layer in the prior art to block the inner conductor layer and the outer conductor layer of the coaxial perforation, the manufacturing method of the circuit board structure 100a of this embodiment can avoid impedance mismatch and affect Integrity of high-frequency signals.

圖2A及圖2B是依照本發明的另一實施例的一種電路板結構在第一位置與第二位置的剖面示意圖。請先參考圖2A,為了提高電路板結構100b的應用,本實施例的第三環型擋牆192可對應導電通孔150設置。此處,第一外部線路層170包括訊號線路172以及接地線路174。訊號線路172、第三環型擋牆192、訊號線路132、導電通孔150以及訊號線路142定義出訊號路徑L21。接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出接地路徑L22。由於訊號路徑L21被接地路徑L22所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。2A and 2B are schematic cross-sectional views of a circuit board structure at a first position and a second position according to another embodiment of the present invention. Please refer to FIG. 2A first. In order to improve the application of the circuit board structure 100b, the third ring-shaped retaining wall 192 of this embodiment can be disposed corresponding to the conductive through hole 150 . Here, the first external circuit layer 170 includes a signal circuit 172 and a ground circuit 174 . The signal line 172 , the third annular retaining wall 192 , the signal line 132 , the conductive via 150 and the signal line 142 define a signal path L21 . Grounding circuit 174, third annular retaining wall 190, grounding circuit 134, first annular retaining wall 160, first internal circuit layer 120, conductive connection layer 127, second internal circuit layer 125, second annular retaining wall 165 , the grounding line 144 , the fourth annular retaining wall 195 and the grounding line 184 define a grounding path L22 . Since the signal path L21 is surrounded by the ground path L22 and is closed, a good high-frequency and high-speed loop can be formed.

請參考圖2B,電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出一接地路徑L24,且接地路徑L24環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。此外,電路板結構100b的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L23,且接地路徑L23環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。2B, the ground circuit 174, the third annular retaining wall 190, the ground circuit 134, the first annular retaining wall 160 and the first internal circuit layer 120 of the circuit board structure 100b define a ground path L24, and the ground path L24 surrounds the signal line 132 in a closed manner, so it can form a good high-frequency and high-speed loop. In addition, the second inner circuit layer 125, the second ring-shaped retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195 and the grounding circuit 184 define a ground path L23, and the ground path L23 surrounds the signal The line 142 is enclosed and surrounded, so it can form a good high-frequency and high-speed loop.

圖3是包括圖2A的電路板結構的一種電子裝置的局部剖面示意圖。在本實施例中,電子裝置10a包括上述例如是圖2A的電路板結構100b以及電子元件20,其中電子元件20電性連接電路板結構100b,且電子元件20包括多個接墊22。此外,本實施例的電子裝置10a還包括多個連接件30,配置於電路板結構100b的第一外部線路層170與電子元件20的接墊22之間,其中電子元件20透過連接件30與電路板結構100b電性連接。此處,連接件30例如是銲球,但不以此為限。在應用上,可在電路板結構100b相對於電子元件20的另一側上設置天線結構,可解決同一平面訊號干擾的問題,可降低訊號能量損失及減少雜訊干擾,進而可提升訊號傳輸可靠度。FIG. 3 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 2A . In this embodiment, the electronic device 10a includes the circuit board structure 100b shown in FIG. 2A and the electronic component 20 , wherein the electronic component 20 is electrically connected to the circuit board structure 100b, and the electronic component 20 includes a plurality of pads 22 . In addition, the electronic device 10a of this embodiment further includes a plurality of connectors 30 disposed between the first outer circuit layer 170 of the circuit board structure 100b and the pads 22 of the electronic component 20, wherein the electronic component 20 communicates with the electronic component 20 through the connectors 30. The circuit board structure 100b is electrically connected. Here, the connecting element 30 is, for example, a solder ball, but not limited thereto. In terms of application, an antenna structure can be arranged on the other side of the circuit board structure 100b relative to the electronic component 20, which can solve the problem of signal interference on the same plane, reduce signal energy loss and noise interference, and further improve the reliability of signal transmission. Spend.

圖4是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請同時參考圖2A以及圖4,在本實施例中,電路板結構200a包括二電路板單元以及一連接結構層210,其中每一個電路板單元即是圖2A中的電路板結構100b。電路板結構100b的第一外部線路層170包括訊號線路172(即第一訊號線路)以及接地線路174(即第一接地線路)。第二外部線路層180包括接地線路184(即第二接地線路)。第三內部線路層130包括訊號線路132(即第三訊號線路)以及接地線路134(即第三接地線路)。第四內部線路層140包括訊號線路142(即第四訊號線路)以及接地線路144(即第四接地線路)。連接結構層210包括一連接層212以及多個導電接合部(包括多個第一導電接合部214與多個第二導電接合部216)。連接層212位於兩個電路板結構100b之間且覆蓋每一個電路板結構100b的第一外部線路層170。第一導電接合部214與第二導電接合部216連接至每一電路板結構100b的第一外部線路層170,而使電路板結構100b對接在一起。此處,第一導電接合部214對應電路板結構100b的導電通孔150設置且連接訊號線路172。第二導電接合部216環繞第一導電接合部214且連接接地線路174。FIG. 4 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 2A and FIG. 4 at the same time. In this embodiment, the circuit board structure 200a includes two circuit board units and a connection structure layer 210, wherein each circuit board unit is the circuit board structure 100b in FIG. 2A. The first external circuit layer 170 of the circuit board structure 100b includes a signal circuit 172 (ie, a first signal circuit) and a ground circuit 174 (ie, a first ground circuit). The second outer circuit layer 180 includes a ground circuit 184 (ie, a second ground circuit). The third internal circuit layer 130 includes a signal circuit 132 (ie, a third signal circuit) and a ground circuit 134 (ie, a third ground circuit). The fourth internal circuit layer 140 includes signal lines 142 (ie, fourth signal lines) and ground lines 144 (ie, fourth ground lines). The connection structure layer 210 includes a connection layer 212 and a plurality of conductive junctions (including a plurality of first conductive junctions 214 and a plurality of second conductive junctions 216 ). The connection layer 212 is located between the two circuit board structures 100b and covers the first outer circuit layer 170 of each circuit board structure 100b. The first conductive bonding portion 214 and the second conductive bonding portion 216 are connected to the first outer circuit layer 170 of each circuit board structure 100b, so that the circuit board structures 100b are butted together. Here, the first conductive bonding portion 214 is disposed corresponding to the conductive via 150 of the circuit board structure 100 b and connected to the signal line 172 . The second conductive bonding portion 216 surrounds the first conductive bonding portion 214 and is connected to the ground line 174 .

在本實施例中,上方的電路板結構100b位於第一位置P1與下方的電路板結構100b位於第一位置P1,且電路板結構100b與電路板結構100b對接在一起時,上方的電路板結構100b的訊號線路142、導電通孔150、訊號線路132、對應導電通孔150的第三環型擋牆192、訊號線路172、第一導電接合部214、下方的電路板結構100b的訊號線路172、對應導電通孔150的第三環型擋牆192、訊號線路132、導電通孔150以及訊號線路142而定義出二訊號路徑L31。上方的電路板結構100b的接地線路184、第四環型擋牆195、接地線路144、第二環型擋牆165、第二內部線路層125、導電連接層127、第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、下方的電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160、第一內部線路層120、導電連接層127、第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L32,且接地路徑L32環繞訊號路徑L31。由於訊號路徑L31被接地路徑L32所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。In this embodiment, when the upper circuit board structure 100b is located at the first position P1 and the lower circuit board structure 100b is located at the first position P1, and the circuit board structure 100b and the circuit board structure 100b are docked together, the upper circuit board structure The signal line 142 of 100b, the conductive via 150, the signal line 132, the third annular retaining wall 192 corresponding to the conductive via 150, the signal line 172, the first conductive junction 214, and the signal line 172 of the circuit board structure 100b below , the third annular retaining wall 192 corresponding to the conductive via 150 , the signal line 132 , the conductive via 150 and the signal line 142 to define a second signal path L31 . The grounding circuit 184, the fourth annular retaining wall 195, the grounding circuit 144, the second annular retaining wall 165, the second internal circuit layer 125, the conductive connection layer 127, the first internal circuit layer 120, The first annular retaining wall 160, the grounding circuit 134, the third annular retaining wall 190, the grounding circuit 174, the second conductive joint 216, the grounding circuit 174 of the circuit board structure 100b below, the third annular retaining wall 190, Grounding circuit 134, first annular retaining wall 160, first internal circuit layer 120, conductive connection layer 127, second internal circuit layer 125, second annular retaining wall 165, grounding circuit 144, fourth annular retaining wall 195 And the ground line 184 defines a ground path L32, and the ground path L32 surrounds the signal path L31. Since the signal path L31 is surrounded by the ground path L32 and is closed, a good high-frequency and high-speed loop can be formed.

圖5是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請參考圖5,在本實施例中,電路板結構200b包括二電路板單元以及連接結構層210,其中電路板單元即是圖2B中的電路板結構100b以及電路板結構100c。此處,電路板結構100c與圖2A中的電路板結構100b相似,差異之處僅在於:本實施例的第二外部線路層180’還包括訊號線路182(即第二訊號線路),而第四環型擋牆197以及第三環型擋牆192對應導電通孔150設置。FIG. 5 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 5 , in this embodiment, the circuit board structure 200b includes two circuit board units and a connection structure layer 210 , wherein the circuit board units are the circuit board structure 100b and the circuit board structure 100c in FIG. 2B . Here, circuit board structure 100c is similar to circuit board structure 100b in FIG. The four-ring retaining wall 197 and the third ring-shaped retaining wall 192 are disposed corresponding to the conductive through hole 150 .

當上方的電路板結構100c位於第一位置P1與下方的電路板結構100b位於第二位置P2,且電路板結構100c與電路板結構100b對接在一起時,上方的電路板結構100c的訊號線路182、對應導電通孔150設置第四環型擋牆197、訊號線路142、導電通孔150、訊號線路132、對應導電通孔150設置第三環型擋牆192、訊號線路172、第一導電接合部214、下方電路板結構100b的訊號線路172、對應導電通孔150設置第三環型擋牆192以及訊號線路132定義出二訊號路徑L41。上方的電路板結構100c的接地線路184、第四環型擋牆195、接地線路144、第二環型擋牆165、第二內部線路層125、導電連接層127、第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、下方的電路板結構100b的接地線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一內部線路層120定義出一接地路徑L42(即第一接地路徑),且第一接地路L42徑環繞訊號路徑L41。由於訊號路徑L41被接地路徑L42所環繞且呈封閉性包圍,因此可形成良好的高頻高速迴路。When the upper circuit board structure 100c is at the first position P1 and the lower circuit board structure 100b is at the second position P2, and the circuit board structure 100c and the circuit board structure 100b are butted together, the signal line 182 of the upper circuit board structure 100c 1. Corresponding to the conductive through hole 150, a fourth ring-shaped retaining wall 197, a signal line 142, a conductive through hole 150, and a signal line 132 are provided. A third annular retaining wall 192, a signal line 172, and a first conductive joint The portion 214 , the signal line 172 of the lower circuit board structure 100 b , the third annular retaining wall 192 corresponding to the conductive via 150 , and the signal line 132 define a second signal path L41 . The grounding circuit 184, the fourth annular retaining wall 195, the grounding circuit 144, the second annular retaining wall 165, the second internal circuit layer 125, the conductive connection layer 127, the first internal circuit layer 120, The first annular retaining wall 160, the grounding circuit 134, the third annular retaining wall 190, the grounding circuit 174, the second conductive joint 216, the grounding circuit 174 of the circuit board structure 100b below, the third annular retaining wall 190, The ground circuit 134 , the first annular retaining wall 160 and the first inner circuit layer 120 define a ground path L42 (ie, the first ground path), and the first ground path L42 surrounds the signal path L41 . Since the signal path L41 is surrounded by the ground path L42 and is closed, a good high-frequency and high-speed loop can be formed.

此外,下方的電路板結構100b的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195以及接地線路184定義出一接地路徑L43(即第二接地路徑),且接地路徑L43環繞電路板結構100b的訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。In addition, the second inner circuit layer 125, the second annular retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195, and the grounding circuit 184 of the circuit board structure 100b below define a grounding path L43 (ie, the second grounding path L43). path), and the ground path L43 surrounds the signal line 142 of the circuit board structure 100b in a closed manner, so a good high-frequency and high-speed loop can be formed.

圖6是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。請參考圖6,在本實施例中,電路板結構200c包括二電路板單元以及連接結構層210,其中每一個電路板單元即是圖1C中的電路板結構100a。FIG. 6 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. Please refer to FIG. 6 , in this embodiment, the circuit board structure 200c includes two circuit board units and a connection structure layer 210 , wherein each circuit board unit is the circuit board structure 100a in FIG. 1C .

當上方的電路板結構100a位於第二位置P2與下方的電路板結構100a位於第二位置P2,且電路板結構100a與電路板結構100a對接在一起時,上方的電路板結構100a的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L51,且接地路徑L51環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。When the upper circuit board structure 100a is at the second position P2 and the lower circuit board structure 100a is at the second position P2, and the circuit board structure 100a and the circuit board structure 100a are butted together, the second interior of the upper circuit board structure 100a The circuit layer 125, the second annular retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195, and the grounding circuit 184 define a grounding path L51, and the grounding path L51 surrounds the signal circuit 142 in a closed manner, so it can form Good high-frequency high-speed loop.

再者,上方的電路板結構100a的第一內部線路層120、第一環型擋牆160、接地線路134、第三環型擋牆190、接地線路174、第二導電接合部216、線路174、第三環型擋牆190、接地線路134、第一環型擋牆160以及第一接地內部線路層120定義出接地路徑L52,且接地路徑L52環繞訊號線路132,呈封閉性包圍,因此可形成良好的高頻高速迴路。此外,下方的電路板結構100a的第二內部線路層125、第二環型擋牆165、接地線路144、第四環型擋牆195、接地線路184定義出接地路徑L51,且接地路徑L51環繞訊號線路142,呈封閉性包圍,因此可形成良好的高頻高速迴路。Moreover, the first inner circuit layer 120, the first annular retaining wall 160, the grounding circuit 134, the third annular retaining wall 190, the grounding circuit 174, the second conductive joint 216, and the circuit 174 of the upper circuit board structure 100a , the third annular retaining wall 190, the grounding line 134, the first annular retaining wall 160, and the first grounding internal circuit layer 120 define a grounding path L52, and the grounding path L52 surrounds the signal line 132 in a closed manner, so it can Form a good high-frequency high-speed loop. In addition, the second inner circuit layer 125, the second annular retaining wall 165, the grounding circuit 144, the fourth annular retaining wall 195, and the grounding circuit 184 of the circuit board structure 100a below define a grounding path L51, and the grounding path L51 surrounds The signal line 142 is surrounded in a closed manner, so it can form a good high-frequency and high-speed loop.

需說明的是,上述實施例中所提到的對接方式皆是將二電路板結構的第一外部線路層對接在一起。然,於其他未繪示的對接實施例中,亦可以是一電路板結構的第一外部線路層對接至另一電路板結構的第二外部線路層;或者是,將二電路板結構的第二外部線路層對接在一起,上述皆屬於本發明所欲保護的範圍。It should be noted that, the connection methods mentioned in the above-mentioned embodiments are all to connect the first outer circuit layers of the two circuit board structures together. However, in other unillustrated docking embodiments, it is also possible to connect the first external circuit layer of one circuit board structure to the second external circuit layer of another circuit board structure; or, connect the first external circuit layer of the second circuit board structure The two external circuit layers are connected together, and the above all belong to the protection scope of the present invention.

圖7是包括圖5的電路板結構的一種電子裝置的局部剖面示意圖。請參考圖7,在本實施例中,電子裝置10b包括上述例如是圖5的電路板結構200b以及電子元件20,其中電子元件20電性連接電路板結構200b,且電子元件20包括多個接墊22。此外,本實施例的電子裝置10b還包括多個連接件30,配置於電路板結構200b的第二外部線路層180’與電子元件20的接墊22之間,其中電子元件20透過連接件30與電路板結構200b電性連接。此處,連接件30例如是銲球,但不以此為限。在應用上,可在電路板結構200b相對於電子元件20的另一側上設置天線結構,可解決同一平面訊號干擾的問題,可降低訊號能量損失及減少雜訊干擾,進而可提升訊號傳輸可靠度。FIG. 7 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 5 . Please refer to FIG. 7. In this embodiment, the electronic device 10b includes the above-mentioned circuit board structure 200b and electronic components 20 such as FIG. Pad 22. In addition, the electronic device 10b of this embodiment further includes a plurality of connectors 30 disposed between the second outer circuit layer 180' of the circuit board structure 200b and the pads 22 of the electronic components 20, wherein the electronic components 20 pass through the connectors 30 It is electrically connected with the circuit board structure 200b. Here, the connecting element 30 is, for example, a solder ball, but not limited thereto. In terms of application, an antenna structure can be provided on the other side of the circuit board structure 200b relative to the electronic component 20, which can solve the problem of signal interference on the same plane, reduce signal energy loss and noise interference, and further improve the reliability of signal transmission. Spend.

綜上所述,在本發明的電路板結構的設計中,第一環型擋牆與一第二環型擋牆圍繞導電通孔且電性連接第三內部線路層與第一內部線路層以及第四內部線路層與第二內部線路層,而第三環型擋牆與第四環型擋牆電性連接第一外部線路層與第三內部線路層以及第二外部線路層與第四內部線路層。如此設計,使環型擋牆呈現面屏(closed boundary)式的封閉結構,除了可降低電磁干擾(EMI)且完全涵蓋導電通孔的訊號外,相較於現有技術中在導電通孔的周圍設置具有間隙的單排盲孔而言,本發明的電路板結構亦可有效的阻止能量損失及減少雜訊干擾,因而可具有較佳的訊號完整性。To sum up, in the design of the circuit board structure of the present invention, the first annular retaining wall and a second annular retaining wall surround the conductive via and electrically connect the third internal circuit layer and the first internal circuit layer and The fourth inner circuit layer and the second inner circuit layer, and the third annular retaining wall and the fourth annular retaining wall are electrically connected to the first outer circuit layer and the third inner circuit layer and the second outer circuit layer and the fourth inner circuit layer line layer. Such a design makes the ring-shaped retaining wall present a closed boundary closed structure, which can reduce electromagnetic interference (EMI) and completely cover the signal of the conductive via, compared with the surrounding conductive via in the prior art For arranging a single row of blind holes with gaps, the circuit board structure of the present invention can also effectively prevent energy loss and reduce noise interference, thus having better signal integrity.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed above with the embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field may make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention should be defined by the scope of the appended patent application.

10a、10b:電子裝置 20:電子元件 22:接墊 30:連接件 100a、100b、100c、200a、200b、200c:電路板結構 110:第一介電層 113:第二介電層 115:第三介電層 117:第四介電層 120:第一內部線路層 125:第二內部線路層 127:導電連接層 130:第三內部線路層 132:訊號線路 134:接地線路 140:第四內部線路層 142:訊號線路 144:接地線路 150:導電通孔 152:貫孔 154:導電材料層 156:填孔材料 157:上表面 159:下表面 160:第一環型擋牆 165:第二環型擋牆 170:第一外部線路層 172:訊號線路 174:接地線路 180、180’:第二外部線路層 182:訊號線路 184:接地線路 190、192:第三環型擋牆 195、197:第四環型擋牆 210:連接接構層 212:連接層 214:第一導電接合部 216:第二導電接合部 H:開口 L11、L21、L31、L41:訊號路徑 L12、L13、L14、L22、L23、L24、L32、L42、L51、L52:接地路徑 P1:第一位置 P2:第二位置 S1:第一表面 S2:第二表面 10a, 10b: electronic device 20: Electronic components 22: Pad 30: connector 100a, 100b, 100c, 200a, 200b, 200c: circuit board structure 110: the first dielectric layer 113: second dielectric layer 115: the third dielectric layer 117: The fourth dielectric layer 120: The first internal circuit layer 125: The second internal line layer 127: Conductive connection layer 130: The third internal line layer 132: Signal line 134: Grounding line 140: The fourth internal line layer 142: Signal line 144: Grounding line 150: Conductive vias 152: through hole 154: conductive material layer 156: hole filling material 157: upper surface 159: lower surface 160: The first ring retaining wall 165: Second ring retaining wall 170: the first external line layer 172: Signal line 174: Grounding line 180, 180': the second external line layer 182: Signal line 184: Grounding line 190, 192: The third ring retaining wall 195, 197: The fourth ring retaining wall 210: connect the structure layer 212: Connection layer 214: first conductive junction 216: second conductive junction H: open L11, L21, L31, L41: signal path L12, L13, L14, L22, L23, L24, L32, L42, L51, L52: Ground path P1: first position P2: second position S1: first surface S2: second surface

圖1A是依照本發明的一實施例的一種電路板結構的俯視示意圖。 圖1B是沿圖1A的線I-I的剖面示意圖。 圖1C是沿圖1A的線II-II的剖面示意圖。 圖2A及圖2B是依照本發明的另一實施例的一種電路板結構在第一位置與第二位置的剖面示意圖。 圖3是包括圖2A的電路板結構的一種電子裝置的局部剖面示意圖。 圖4是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖5是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖6是依照本發明的一實施例的一種電路板結構的局部剖面示意圖。 圖7是包括圖5的電路板結構的一種電子裝置的局部剖面示意圖。 FIG. 1A is a schematic top view of a circuit board structure according to an embodiment of the present invention. FIG. 1B is a schematic cross-sectional view along line I-I of FIG. 1A . FIG. 1C is a schematic cross-sectional view along line II-II of FIG. 1A . 2A and 2B are schematic cross-sectional views of a circuit board structure at a first position and a second position according to another embodiment of the present invention. FIG. 3 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 2A . FIG. 4 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 5 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 6 is a schematic partial cross-sectional view of a circuit board structure according to an embodiment of the present invention. FIG. 7 is a schematic partial cross-sectional view of an electronic device including the circuit board structure of FIG. 5 .

100a:電路板結構 100a: Circuit board structure

110:第一介電層 110: the first dielectric layer

113:第二介電層 113: second dielectric layer

115:第三介電層 115: the third dielectric layer

117:第四介電層 117: The fourth dielectric layer

120:第一內部線路層 120: The first internal circuit layer

125:第二內部線路層 125: The second internal line layer

127:導電連接層 127: Conductive connection layer

130:第三內部線路層 130: The third internal line layer

132:訊號線路 132: Signal line

134:接地線路 134: Grounding line

140:第四內部線路層 140: The fourth internal line layer

142:訊號線路 142: Signal line

144:接地線路 144: Grounding line

150:導電通孔 150: Conductive vias

152:貫孔 152: through hole

154:導電材料層 154: conductive material layer

156:填孔材料 156: hole filling material

157:上表面 157: upper surface

159:下表面 159: lower surface

160:第一環型擋牆 160: The first ring retaining wall

165:第二環型擋牆 165: Second ring retaining wall

170:第一外部線路層 170: the first external line layer

174:接地線路 174: Grounding line

180:第二外部線路層 180: second external line layer

184:接地線路 184: Grounding line

190:第三環型擋牆 190: The third ring retaining wall

195:第四環型擋牆 195: The fourth ring retaining wall

H:開口 H: open

L11:訊號路徑 L11: signal path

L12:接地路徑 L12: Ground path

P1:第一位置 P1: first position

S1:第一表面 S1: first surface

S2:第二表面 S2: second surface

Claims (10)

一種電路板結構,包括: 一第一介電層,具有彼此相對的一第一表面與一第二表面及貫穿該第一介電層且連接該第一表面與該第二表面的一開口; 一第一內部線路層,配置於該第一介電層的該第一表面上; 一第二內部線路層,配置於該第一介電層的該第二表面上; 一導電連接層,覆蓋該第一介電層的該開口的內壁且連接該第一內部線路層與該第二內部線路層; 一第二介電層,填滿該第一介電層的該開口; 二第三介電層,分別覆蓋該第一內部線路層、該第二內部線路層以及該第二介電層; 一第三內部線路層及一第四內部線路層,分別覆蓋於該些第三介電層上; 二導電通孔,貫穿該些第三介電層以及該第二介電層,且電性連接該第三內部線路層與該第四內部線路層; 一第一環型擋牆與一第二環型擋牆,分別配置於該些第三介電層內、圍繞該些導電通孔且電性連接該第三內部線路層與該第一內部線路層以及該第四內部線路層與該第二內部線路層; 二第四介電層,分別覆蓋該第三內部線路層以及該第四內部線路層; 一第一外部線路層與一第二外部線路層,分別覆蓋於該些第四介電層上;以及 一第三環型擋牆與一第四環型擋牆,分別配置於該些第四介電層內且電性連接該第一外部線路層與該第三內部線路層以及該第二外部線路層與該第四內部線路層。 A circuit board structure comprising: a first dielectric layer having a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface; a first internal wiring layer disposed on the first surface of the first dielectric layer; a second internal wiring layer disposed on the second surface of the first dielectric layer; a conductive connection layer covering the inner wall of the opening of the first dielectric layer and connecting the first internal circuit layer and the second internal circuit layer; a second dielectric layer filling the opening of the first dielectric layer; two third dielectric layers, respectively covering the first internal circuit layer, the second internal circuit layer and the second dielectric layer; a third internal circuit layer and a fourth internal circuit layer respectively covering the third dielectric layers; two conductive vias, penetrating through the third dielectric layers and the second dielectric layer, and electrically connecting the third internal circuit layer and the fourth internal circuit layer; A first annular retaining wall and a second annular retaining wall are respectively arranged in the third dielectric layers, surround the conductive vias and electrically connect the third internal circuit layer and the first internal circuit layer and the fourth internal circuit layer and the second internal circuit layer; 2. A fourth dielectric layer, respectively covering the third internal circuit layer and the fourth internal circuit layer; a first outer wiring layer and a second outer wiring layer respectively covering the fourth dielectric layers; and A third annular retaining wall and a fourth annular retaining wall are respectively disposed in the fourth dielectric layers and electrically connected to the first external circuit layer, the third internal circuit layer and the second external circuit layer with the fourth inner line layer. 如請求項1所述的電路板結構,其中該第三內部線路層、該些導電通孔以及該第四內部線路層而定義出二訊號路徑,而該第一外部線路層、該第三環型擋牆、該第三內部線路層、該第一環型擋牆、該第一內部線路層、該導電連接層、該第二內部線路層、該第二環型擋牆、該第四內部線路層、該第四環型擋牆以及該第二外部線路層定義出一接地路徑,且該接地路徑環繞該些訊號路徑。The circuit board structure as claimed in item 1, wherein the third internal circuit layer, the conductive vias and the fourth internal circuit layer define two signal paths, and the first external circuit layer, the third ring Type retaining wall, the third internal circuit layer, the first annular retaining wall, the first internal circuit layer, the conductive connection layer, the second internal circuit layer, the second annular retaining wall, the fourth internal A ground path is defined by the line layer, the fourth ring-shaped retaining wall and the second outer line layer, and the ground path surrounds the signal paths. 如請求項2所述的電路板結構,其中該第一外部線路層包括一第一接地線路,該第二外部線路層包括一第二接地線路,該第三內部線路層包括一第一訊號線路以及一第三接地線路,而該第四內部線路層包括一第二訊號線路以及一第四接地線路,該第一訊號線路、該些導電通孔以及該第二訊號線路定義出該些訊號路徑,而該第一接地線路、該第三環型擋牆、該第三接地線路、該第一環型擋牆、該第一內部線路層、該導電連接層、該第二內部線路層、該第二環型擋牆、該第四接地線路、該第四環型擋牆以及該第二接地線路定義出該接地路徑。The circuit board structure as claimed in item 2, wherein the first external circuit layer includes a first ground circuit, the second external circuit layer includes a second ground circuit, and the third internal circuit layer includes a first signal circuit and a third ground line, and the fourth inner line layer includes a second signal line and a fourth ground line, the first signal line, the conductive vias and the second signal line define the signal paths , and the first grounding circuit, the third annular retaining wall, the third grounding circuit, the first annular retaining wall, the first internal circuit layer, the conductive connection layer, the second internal circuit layer, the The second annular retaining wall, the fourth ground circuit, the fourth annular retaining wall and the second ground circuit define the ground path. 如請求項1所述的電路板結構,其中各該導電通孔包括一貫孔、一導電材料層以及一填孔材料,該貫孔貫穿該些第三介電層以及該第二介電層,而該導電材料層覆蓋該貫孔的內壁且電性連接該第三內部線路層與該第四內部線路層,該填孔材料填滿該貫孔,且該第三內部線路層與該第四內部線路層分別覆蓋該填孔材料彼此相對的一上表面與一下表面。The circuit board structure as claimed in claim 1, wherein each of the conductive vias includes a through hole, a conductive material layer and a hole filling material, and the through hole penetrates through the third dielectric layers and the second dielectric layer, The conductive material layer covers the inner wall of the through hole and electrically connects the third inner circuit layer and the fourth inner circuit layer, the hole filling material fills the through hole, and the third inner circuit layer and the fourth inner circuit layer The four internal circuit layers respectively cover an upper surface and a lower surface of the hole-filling material opposite to each other. 如請求項1所述的電路板結構,其中該第三環型擋牆與該第四環型擋牆至少其中一者的一部分對應該些導電通孔設置。The circuit board structure according to claim 1, wherein a part of at least one of the third annular retaining wall and the fourth annular retaining wall is disposed corresponding to the conductive vias. 一種電路板結構,包括: 二電路板單元,各該電路板單元包括: 一第一介電層,具有彼此相對的一第一表面與一第二表面及貫穿該第一介電層且連接該第一表面與該第二表面的一開口; 一第一內部線路層,配置於該第一介電層的該第一表面上; 一第二內部線路層,配置於該第一介電層的該第二表面上; 一導電連接層,覆蓋該第一介電層的該開口的內壁且連接該第一內部線路層與該第二內部線路層; 一第二介電層,填滿該第一介電層的該開口; 二第三介電層,分別覆蓋該第一內部線路層、該第二內部線路層以及該第二介電層; 一第三內部線路層及一第四內部線路層,分別覆蓋於該些第三介電層上; 二導電通孔,貫穿該些第三介電層以及該第二介電層,且電性連接該第三內部線路層與該第四內部線路層; 一第一環型擋牆與一第二環型擋牆,分別配置於該些第三介電層內、圍繞該些導電通孔且電性連接該第三內部線路層與該第一內部線路層以及該第四內部線路層與該第二內部線路層; 二第四介電層,分別覆蓋該第三內部線路層以及該第四內部線路層; 一第一外部線路層與一第二外部線路層,分別覆蓋於該些第四介電層上;以及 一第三環型擋牆與一第四環型擋牆,分別配置於該些第四介電層內且電性連接該第一外部線路層與該第三內部線路層以及該第二外部線路層與該第四內部線路層,其中該第三環型擋牆與該第四環型擋牆至少其中一者的一部分對應該些導電通孔設置;以及 一連接結構層,包括一連接層以及多個導電接合部,該連接層位於該些電路板單元之間且覆蓋各該電路板單元的該第一外部線路層,而該些導電接合部連接至各該電路板單元的該第一外部線路層,而使該些電路板單元對接在一起。 A circuit board structure comprising: Two circuit board units, each of which includes: a first dielectric layer having a first surface and a second surface opposite to each other and an opening penetrating through the first dielectric layer and connecting the first surface and the second surface; a first internal wiring layer disposed on the first surface of the first dielectric layer; a second internal wiring layer disposed on the second surface of the first dielectric layer; a conductive connection layer covering the inner wall of the opening of the first dielectric layer and connecting the first internal circuit layer and the second internal circuit layer; a second dielectric layer filling the opening of the first dielectric layer; two third dielectric layers, respectively covering the first internal circuit layer, the second internal circuit layer and the second dielectric layer; a third internal circuit layer and a fourth internal circuit layer respectively covering the third dielectric layers; two conductive vias, penetrating through the third dielectric layers and the second dielectric layer, and electrically connecting the third internal circuit layer and the fourth internal circuit layer; A first annular retaining wall and a second annular retaining wall are respectively arranged in the third dielectric layers, surround the conductive vias and electrically connect the third internal circuit layer and the first internal circuit layer and the fourth internal circuit layer and the second internal circuit layer; 2. A fourth dielectric layer, respectively covering the third internal circuit layer and the fourth internal circuit layer; a first outer wiring layer and a second outer wiring layer respectively covering the fourth dielectric layers; and A third annular retaining wall and a fourth annular retaining wall are respectively disposed in the fourth dielectric layers and electrically connected to the first external circuit layer, the third internal circuit layer and the second external circuit layer and the fourth internal circuit layer, wherein a part of at least one of the third annular barrier wall and the fourth annular barrier wall is provided corresponding to the conductive vias; and A connection structure layer, including a connection layer and a plurality of conductive joints, the connection layer is located between the circuit board units and covers the first outer circuit layer of each circuit board unit, and the conductive joints are connected to The first outer circuit layer of each of the circuit board units, so that the circuit board units are butted together. 如請求項6所述的電路板結構,其中各該電路板單元的該第一外部線路層包括一第一訊號線路以及一第一接地線路,該第二外部線路層包括一第二訊號線路以及一第二接地線路,該第三內部線路層包括一第三訊號線路以及一第三接地線路,該第四內部線路層包括一第四訊號線路以及一第四接地線路,該些導電接合部包括多個第一導電接合部與多個第二導電接合部,該些第一導電接合部對應各該電路板單元的該些導電通孔設置且連接該第一訊號線路,而該些第二導電接合部環繞該些第一導電接合部且連接該第一接地線路。The circuit board structure as described in claim 6, wherein the first external circuit layer of each circuit board unit includes a first signal circuit and a first ground circuit, and the second external circuit layer includes a second signal circuit and A second ground circuit, the third internal circuit layer includes a third signal circuit and a third ground circuit, the fourth internal circuit layer includes a fourth signal circuit and a fourth ground circuit, the conductive joints include A plurality of first conductive joints and a plurality of second conductive joints, the first conductive joints are arranged corresponding to the conductive through holes of each circuit board unit and connected to the first signal line, and the second conductive The bonding portion surrounds the first conductive bonding portions and connects to the first grounding line. 如請求項7所述的電路板結構,其中該些電路板單元對接在一起時,該些電路板單元中的一個的該第四訊號線路、該些導電通孔、該第三訊號線路、對應該些導電通孔的該第三環型擋牆、該第一訊號線路、該些第一導電接合部、該些電路板單元中的另一個的該第一訊號線路、對應該些導電通孔的該第三環型擋牆、該第三訊號線路、該些導電通孔以及該第四訊號線路而定義出二訊號路徑,而該些電路板單元中的一個的該第二接地線路、該第四環型擋牆、該第四接地線路、該第二環型擋牆、該第二內部線路層、該導電連接層、該第一內部線路層、該第一環型擋牆、該第三接地線路、該第三環型擋牆、該第一接地線路、該些第二導電接合部、該些電路板單元中的另一個的該第一接地線路、該第三環型擋牆、該第三接地線路、該第一環型擋牆、該第一內部線路層、該導電連接層、該第二內部線路層、該第二環型擋牆、該第四接地線路、該第四環型擋牆以及該第二接地線路定義出一接地路徑,且該接地路徑環繞該些訊號路徑。The circuit board structure as described in claim 7, wherein when the circuit board units are butted together, the fourth signal line, the conductive vias, the third signal line, and the pair of circuit board units in one of the circuit board units The third annular retaining wall corresponding to the conductive vias, the first signal line, the first conductive joints, the first signal line of another of the circuit board units, the conductive vias The third annular retaining wall, the third signal line, the conductive vias and the fourth signal line define two signal paths, and the second ground line of one of the circuit board units, the The fourth annular retaining wall, the fourth grounding line, the second annular retaining wall, the second inner circuit layer, the conductive connection layer, the first inner circuit layer, the first annular retaining wall, the second Three grounding lines, the third ring-shaped retaining wall, the first grounding line, the second conductive joints, the first grounding line of another of the circuit board units, the third annular retaining wall, The third grounding circuit, the first annular retaining wall, the first internal circuit layer, the conductive connection layer, the second internal circuit layer, the second annular retaining wall, the fourth grounding circuit, the fourth A ground path is defined by the ring-shaped retaining wall and the second ground line, and the ground path surrounds the signal paths. 如請求項7所述的電路板結構,其中部分該第三環型擋牆以及部分該第四環型擋牆對應該些導電通孔設置,而該些電路板單元對接在一起時,該些電路板單元中的一個的該第二訊號線路、對應該些導電通孔設置該第四環型擋牆、該第四訊號線路、該些導電通孔、該第三訊號線路、對應該些導電通孔設置該第三環型擋牆、該第一訊號線路、該些第一導電接合部、該些電路板單元中的另一個的該第一訊號線路、對應該些導電通孔設置該第三環型擋牆以及該第三訊號線路定義出二訊號路徑,而該些電路板單元中的一個的該第二接地線路、該第四環型擋牆、該第四接地線路、該第二環型擋牆、該第二內部線路層、該導電連接層、該第一內部線路層、該第一環型擋牆、該第三接地線路、該第三環型擋牆、該第一接地線路、該些第二導電接合部、該些電路板單元中的另一個的該第一接地線路、該第三環型擋牆、該第三接地線路、該第一環型擋牆以及該第一內部線路層定義出一第一接地路徑,且該第一接地路徑環繞該些訊號路徑,而該些電路板單元中的另一個的該第二內部線路層、該第二環型擋牆、該第四接地線路、該第四環型擋牆以及該第二接地線路定義出一第二接地路徑,且該第二接地路徑環繞該些電路板單元中的另一個的該第四訊號線路。The circuit board structure according to claim 7, wherein part of the third annular retaining wall and part of the fourth annular retaining wall are provided corresponding to the conductive through holes, and when the circuit board units are connected together, the The second signal line of one of the circuit board units, the fourth ring-shaped retaining wall, the fourth signal line, the conductive through holes, the third signal line, and the conductive vias are arranged corresponding to the conductive vias. The third ring-shaped retaining wall, the first signal line, the first conductive junctions, the first signal line of another one of the circuit board units are arranged in the through hole, and the first signal line is arranged corresponding to the conductive through holes. The three-ring retaining wall and the third signal line define two signal paths, and the second grounding line, the fourth ring-shaped retaining wall, the fourth grounding line, and the second grounding line of one of the circuit board units Ring-shaped retaining wall, the second internal circuit layer, the conductive connection layer, the first internal circuit layer, the first annular retaining wall, the third grounding circuit, the third annular retaining wall, the first grounding circuit, the second conductive joints, the first ground circuit of another of the circuit board units, the third annular retaining wall, the third ground circuit, the first annular retaining wall and the second An internal circuit layer defines a first ground path, and the first ground path surrounds the signal paths, and the second internal circuit layer, the second annular retaining wall, A second ground path is defined by the fourth ground line, the fourth annular retaining wall and the second ground line, and the second ground path surrounds the fourth signal line of another one of the circuit board units. 如請求項7所述的電路板結構,其中該些電路板單元對接在一起時,各該電路板單元的該第二接地線路、該第四環型擋牆、該第四接地線路、該第二環型擋牆以及該第二內部線路層定義出一第一接地路徑,且該第一接地路徑環繞該第四訊號線路,而各該電路板單元的該第一內部線路層、該第一環型擋牆、該第三接地線路、該第三環型擋牆以及該第一接地線路定義出一第二接地路徑,且該第二接地路徑環繞該第三訊號線路。The circuit board structure as described in claim 7, wherein when the circuit board units are butted together, the second grounding line, the fourth annular retaining wall, the fourth grounding line, and the first grounding line of each circuit board unit The second ring-shaped retaining wall and the second internal circuit layer define a first grounding path, and the first grounding path surrounds the fourth signal circuit, and the first internal circuit layer, the first internal circuit layer of each circuit board unit The ring-shaped retaining wall, the third grounding circuit, the third annular retaining wall and the first grounding circuit define a second grounding path, and the second grounding path surrounds the third signal circuit.
TW111124282A 2021-11-15 2022-06-29 Circuit board structure TWI808819B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/873,153 US11737206B2 (en) 2021-11-15 2022-07-26 Circuit board structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163279661P 2021-11-15 2021-11-15
US63/279,661 2021-11-15

Publications (2)

Publication Number Publication Date
TW202322668A true TW202322668A (en) 2023-06-01
TWI808819B TWI808819B (en) 2023-07-11

Family

ID=86306858

Family Applications (3)

Application Number Title Priority Date Filing Date
TW111120375A TWI804335B (en) 2021-11-15 2022-06-01 Circuit board structure
TW111124284A TWI815528B (en) 2021-11-15 2022-06-29 Circuit board structure
TW111124282A TWI808819B (en) 2021-11-15 2022-06-29 Circuit board structure

Family Applications Before (2)

Application Number Title Priority Date Filing Date
TW111120375A TWI804335B (en) 2021-11-15 2022-06-01 Circuit board structure
TW111124284A TWI815528B (en) 2021-11-15 2022-06-29 Circuit board structure

Country Status (2)

Country Link
CN (3) CN116133229A (en)
TW (3) TWI804335B (en)

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW507476B (en) * 1999-11-09 2002-10-21 Gul Technologies Singapore Ltd Printed circuit boards with in-board shielded circuitry and method of producing the same
KR100875625B1 (en) * 2005-11-14 2008-12-24 티디케이가부시기가이샤 Composite wiring board and its manufacturing method
TWM432222U (en) * 2011-11-18 2012-06-21 Career Technology Mfg Co Ltd Multilayer flexible circuit board
TWI469698B (en) * 2012-08-08 2015-01-11 Unimicron Technology Corp Circuit structure and manufacturing method thereof
CN103633060B (en) * 2012-08-24 2016-08-17 钰桥半导体股份有限公司 There is the wiring board of embedded element and electromagnetic barrier
TW201507555A (en) * 2013-08-09 2015-02-16 Bridge Semiconductor Corp Wiring board with hybrid core and dual build-up circuitries
US9913385B2 (en) * 2015-07-28 2018-03-06 Bridge Semiconductor Corporation Methods of making stackable wiring board having electronic component in dielectric recess
US9837347B2 (en) * 2015-08-14 2017-12-05 Dyi-chung Hu Coaxial copper pillar
US10349520B2 (en) * 2017-06-28 2019-07-09 Catlam, Llc Multi-layer circuit board using interposer layer and conductive paste
JP6810001B2 (en) * 2017-08-24 2021-01-06 株式会社Soken High frequency transmission line
JP6845118B2 (en) * 2017-10-25 2021-03-17 株式会社Soken High frequency transmission line
TWI730395B (en) * 2019-09-04 2021-06-11 同泰電子科技股份有限公司 Electromagnetic interference shielding structure, flexible circuit board having electromagnetic interference shielding structure and manufacturing method thereof
CN212628559U (en) * 2020-07-08 2021-02-26 成都市一博科技有限公司 PCB via hole structure meeting ultrahigh frequency radio frequency signal requirement

Also Published As

Publication number Publication date
TW202322665A (en) 2023-06-01
TWI804335B (en) 2023-06-01
TWI808819B (en) 2023-07-11
CN116133229A (en) 2023-05-16
TW202322684A (en) 2023-06-01
TWI815528B (en) 2023-09-11
CN116133230A (en) 2023-05-16
CN116133231A (en) 2023-05-16

Similar Documents

Publication Publication Date Title
US10042133B2 (en) Optical module
WO2014022688A1 (en) Multi-layer transmission lines
US7015574B2 (en) Electronic device carrier adapted for transmitting high frequency signals
US20070194434A1 (en) Differential signal transmission structure, wiring board, and chip package
JP2004056144A (en) Printed wiring board
TWI808819B (en) Circuit board structure
TWI785896B (en) Circuit board and manufacturing method thereof and electronic device
US6700181B1 (en) Method and system for broadband transition from IC package to motherboard
CN113678574B (en) Packaging device for common mode rejection and printed circuit board
US11737206B2 (en) Circuit board structure
US11895773B2 (en) Circuit board structure
US6441319B1 (en) Inserted components for via connection of signal tracks to achieve continuous impedance matching in multi-layer substrate
WO2019187013A1 (en) Electronic circuit
US11818833B2 (en) Circuit board structure
TWI808859B (en) Circuit board structure
WO2021131462A1 (en) Electronic control device
TWI734633B (en) High frequency signal cross-layer transmission structure in multi-layer printed circuit board
US20230262890A1 (en) Circuit board structure
US20220077556A1 (en) Transmission line and electronic device
TWM550960U (en) Flexible printed circuit board
US20230053890A1 (en) Ultrahigh isolation stripline circuit
KR20220071806A (en) Multilayer dielectric substrate with through-via structure
US10033076B2 (en) Stacked filters
CN116261258A (en) Embedded circuit board and electronic equipment