TW202316603A - Semiconductor process equipment and wafer processing method - Google Patents
Semiconductor process equipment and wafer processing method Download PDFInfo
- Publication number
- TW202316603A TW202316603A TW111136551A TW111136551A TW202316603A TW 202316603 A TW202316603 A TW 202316603A TW 111136551 A TW111136551 A TW 111136551A TW 111136551 A TW111136551 A TW 111136551A TW 202316603 A TW202316603 A TW 202316603A
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- chamber
- heating
- carrier
- base
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Physical Vapour Deposition (AREA)
Abstract
Description
本申請屬於半導體加工技術領域,具體涉及一種半導體製程設備和晶圓的加工方法。The application belongs to the technical field of semiconductor processing, and in particular relates to a semiconductor processing equipment and a wafer processing method.
在半導體的加工過程中,磁控濺射是一種常見的薄膜製備製程,通過對靶材的轟擊,使靶材中的粒子濺出,且沉積在襯底的表面形成薄膜。隨著半導體的尺寸越來越小,為了保證互連線的可靠性,目前大多採用銅作為形成互聯線的材料。In the process of semiconductor processing, magnetron sputtering is a common thin film preparation process. By bombarding the target, the particles in the target are sputtered and deposited on the surface of the substrate to form a thin film. As the size of semiconductors becomes smaller and smaller, in order to ensure the reliability of interconnection lines, copper is currently mostly used as a material for forming interconnection lines.
在銅互連的形成過程中,通常需要借助光刻的方式先在襯底上形成溝槽和通孔,之後再在通孔內借助物理氣相沉積的方式形成阻擋層和銅層,最後,借助電鍍的方式,將溝槽和通孔填滿。但是,隨著半導體的尺寸逐漸減小,通孔的深寬比在逐漸增大,從而在沉積形成銅層的過程中,因在通孔的開口處沉積的銅層的生長效率過快,容易堵塞通孔的開口,產生空洞現象,導致半導體報廢。In the formation process of copper interconnection, it is usually necessary to form trenches and via holes on the substrate by means of photolithography, and then form barrier layers and copper layers in the via holes by means of physical vapor deposition. The electroplating method fills the trenches and vias. However, as the size of the semiconductor gradually decreases, the aspect ratio of the through hole gradually increases, so that during the process of depositing and forming the copper layer, the growth efficiency of the copper layer deposited at the opening of the through hole is too fast, and it is easy to The opening of the through hole is blocked, resulting in a void phenomenon, which leads to the scrapping of the semiconductor.
為解決這一問題,銅回流技術獲得人們的關注,在高溫(通常在300°C以上)的作用下,低溫下物理氣相沉積的銅的表面移動性和晶粒團聚力都得到增強,在擴散作用和刻蝕出的孔道的毛細作用下,沉積銅薄膜的表面銅原子發生遷移,流入刻蝕出的深孔底部,可以避免溝道中的空洞的產生。整個回流製程可以由多個循環組合而成,循環次數視填充結構而定直至將深孔填充完整。To solve this problem, copper reflow technology has attracted people's attention. Under the action of high temperature (usually above 300°C), the surface mobility and grain agglomeration of copper physically vapor deposited at low temperature are enhanced. Under the effect of diffusion and the capillary action of the etched channel, the copper atoms on the surface of the deposited copper film migrate and flow into the bottom of the etched deep hole, which can avoid the generation of voids in the channel. The entire reflow process can be composed of multiple cycles, and the number of cycles depends on the filling structure until the deep hole is completely filled.
但是,目前為實現銅回流而設置的加熱裝置結構複雜,且加工效率較低。However, the current heating device for realizing copper reflow has a complex structure and low processing efficiency.
本申請公開一種半導體製程設備和晶圓的加工方法,以至少解決上述技術問題之一。The present application discloses a semiconductor process equipment and a wafer processing method to at least solve one of the above technical problems.
本申請實施例提供了一種半導體製程設備,包括製程腔室,還包括與該製程腔室連通的加熱腔室,該製程腔室中設置有用於承載晶圓的基座,該加熱腔室中設置有用於承載晶圓的承載架,該製程腔室中還設置有傳片件,該傳片件用於在該基座和該承載架之間傳輸晶圓,該加熱腔室中還設置有加熱件,該加熱件用於加熱承載於該承載架上的晶圓。An embodiment of the present application provides a semiconductor process equipment, including a process chamber, and also includes a heating chamber communicated with the process chamber, the process chamber is provided with a base for carrying a wafer, and the heating chamber is provided with There is a carrier for carrying wafers, a sheet transfer member is also provided in the process chamber, and the transfer member is used to transfer wafers between the base and the carrier, and a heating chamber is also provided in the heating chamber. The heating element is used for heating the wafer carried on the carrier.
第二方面,本申請實施例公開一種晶圓的加工方法,應用於上述半導體製程設備,該加工方法包括:In the second aspect, the embodiment of the present application discloses a wafer processing method, which is applied to the above-mentioned semiconductor manufacturing equipment, and the processing method includes:
在第一晶圓於該製程腔室的該基座上完成第一製程的情況下,控制該傳片件傳輸該第一晶圓至該加熱腔室,以對該第一晶圓進行加熱製程;When the first wafer completes the first process on the base of the process chamber, the transfer member is controlled to transport the first wafer to the heating chamber, so as to perform a heating process on the first wafer ;
在控制該傳片件將該第一晶圓自該製程腔室的該基座上移走的情況下,傳輸第二晶圓於該製程腔室的該基座上,以對該第二晶圓進行該第一製程,其中,該第二晶圓進行該第一製程的時間段和該第一晶圓進行該加熱製程的時間段在時間順序上至少部分重疊。In the case of controlling the transfer member to remove the first wafer from the base of the process chamber, transport the second wafer on the base of the process chamber to the second wafer A wafer undergoes the first process, wherein the time period during which the second wafer undergoes the first process and the time period during which the first wafer undergoes the heating process at least partially overlap in time sequence.
本申請實施例公開的技術方案中,設置了與製程腔室連通的加熱腔室,以及在加熱腔室中安裝安裝加熱件,製程腔室和加熱腔室可以分別為晶圓提供第一製程空間和第二製程空間,設置在製程腔室中的基座能夠承載晶圓,設置在加熱腔室中的承載架亦能夠承載晶圓,加熱件能夠加熱承載於承載架上的晶圓,製程腔室內還設置有傳片件,傳片件能夠在基座和承載架之間傳輸晶圓,以能夠在不同的製程之間切換。在上述半導體製程設備的工作過程中,第一製程空間和第二製程空間內均可以進行對應的製程,這可以提升半導體製程設備的加工效率。In the technical solution disclosed in the embodiment of the present application, a heating chamber communicated with the process chamber is provided, and a heating element is installed in the heating chamber, and the process chamber and the heating chamber can respectively provide the first process space for the wafer and the second process space, the base set in the process chamber can carry wafers, the carrier set in the heating chamber can also carry wafers, the heating element can heat the wafers carried on the carrier, and the process chamber The chamber is also equipped with a film transfer unit, which can transfer wafers between the base and the carrier, so as to be able to switch between different processes. During the working process of the above semiconductor process equipment, corresponding processes can be performed in both the first process space and the second process space, which can improve the processing efficiency of the semiconductor process equipment.
以下揭露提供用於實施本揭露之不同構件之許多不同實施例或實例。下文描述組件及配置之特定實例以簡化本揭露。當然,此等僅為實例且非意欲限制。舉例而言,在以下描述中之一第一構件形成於一第二構件上方或上可包含其中該第一構件及該第二構件經形成為直接接觸之實施例,且亦可包含其中額外構件可形成在該第一構件與該第二構件之間,使得該第一構件及該第二構件可不直接接觸之實施例。另外,本揭露可在各個實例中重複參考數字及/或字母。此重複出於簡化及清楚之目的且本身不指示所論述之各個實施例及/或組態之間的關係。The following disclosure provides many different embodiments, or examples, of different means for implementing the disclosure. Specific examples of components and configurations are described below to simplify the present disclosure. Of course, these are examples only and are not intended to be limiting. For example, in the following description a first member is formed over or on a second member may include embodiments in which the first member and the second member are formed in direct contact, and may also include embodiments in which additional members An embodiment may be formed between the first member and the second member so that the first member and the second member may not be in direct contact. Additionally, the present disclosure may repeat reference numerals and/or letters in various instances. This repetition is for simplicity and clarity and does not in itself indicate a relationship between the various embodiments and/or configurations discussed.
此外,為便於描述,諸如「下面」、「下方」、「下」、「上方」、「上」及類似者之空間相對術語可在本文中用於描述一個元件或構件與另一(些)元件或構件之關係,如圖中圖解說明。空間相對術語意欲涵蓋除在圖中描繪之定向以外之使用或操作中之裝置之不同定向。設備可以其他方式定向(旋轉90度或按其他定向)且因此可同樣解釋本文中使用之空間相對描述詞。In addition, for ease of description, spatially relative terms such as "below", "below", "under", "above", "upper" and the like may be used herein to describe the relationship between one element or member and another(s) The relationship between elements or components, as illustrated in the figure. Spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and thus the spatially relative descriptors used herein should be interpreted similarly.
儘管陳述本揭露之寬泛範疇之數值範圍及參數係近似值,然儘可能精確地報告特定實例中陳述之數值。然而,任何數值固有地含有必然由於見於各自測試量測中之標準偏差所致之某些誤差。再者,如本文中使用,術語「大約」通常意謂在一給定值或範圍之10%、5%、1%或0.5%內。替代地,術語「大約」意謂在由此項技術之一般技術者考量時處於平均值之一可接受標準誤差內。除在操作/工作實例中以外,或除非以其他方式明確指定,否則諸如針對本文中揭露之材料之數量、時間之持續時間、溫度、操作條件、數量之比率及其類似者之全部數值範圍、數量、值及百分比應被理解為在全部例項中由術語「大約」修飾。相應地,除非相反地指示,否則本揭露及隨附發明申請專利範圍中陳述之數值參數係可根據需要變化之近似值。至少,應至少鑑於所報告有效數位之數目且藉由應用普通捨入技術解釋各數值參數。範圍可在本文中表達為從一個端點至另一端點或在兩個端點之間。本文中揭露之全部範圍包含端點,除非另有指定。Notwithstanding that the numerical ranges and parameters setting forth the broad scope of the disclosure are approximations, the numerical values set forth in the specific examples are reported as precisely as possible. Any numerical value, however, inherently contains certain errors necessarily resulting from the standard deviation found in their respective testing measurements. Furthermore, as used herein, the term "about" generally means within 10%, 5%, 1%, or 0.5% of a given value or range. Alternatively, the term "about" means within an acceptable standard error of the mean when considered by one of ordinary skill in the art. Except in operating/working examples, or unless expressly specified otherwise, all numerical ranges such as for amounts of materials disclosed herein, durations of time, temperatures, operating conditions, ratios of amounts, and the like, Amounts, values and percentages should be understood as being modified by the term "about" in all instances. Accordingly, unless indicated to the contrary, the numerical parameters set forth in this disclosure and the accompanying claims are approximations that may vary as desired. At a minimum, each numerical parameter should at least be construed in light of the number of reported significant digits and by applying ordinary rounding techniques. Ranges can be expressed herein as from one endpoint to the other or as between two endpoints. All ranges disclosed herein are inclusive of endpoints unless otherwise specified.
如圖1和圖2所示,本申請實施例公開一種半導體製程設備,其包括製程腔室110,半導體製程設備還包括加熱腔室120,加熱腔室120與製程腔室110連通。當然,半導體製程設備還包括如傳片件200、承載架、加熱件400、頂蓋140和基座150等結構,在半導體製程設備用以進行濺射製程時,半導體製程設備中還可以包括磁控濺射元件160,且磁控濺射元件160與基座150之間設置有靶材170。As shown in FIG. 1 and FIG. 2 , the embodiment of the present application discloses a semiconductor process equipment, which includes a
其中,製程腔室110為半導體製程設備中用以容納晶圓700和其他器件的結構,製程腔室110具有內腔,晶圓700和上述基座150等部件均可以被容納在內腔中,基座150用以承載晶圓700。並且,如上所述,本實施例公開的半導體製程設備中,設置有與製程腔室110連通的加熱腔室120,製程腔室110用於為晶圓700提供第一製程空間101,加熱腔室120用於為晶圓700提供第二製程空間102,前述兩個製程空間均可以為晶圓700進行製程提供容納空間,第一製程空間101和第二製程空間102的尺寸大小,也即,製程腔室110和加熱腔室120的尺寸大小可以根據實際需求確定,此處不作限定。Wherein, the
第一製程空間101和第二製程空間102相互連通,在這種情況下,晶圓700能夠在第一製程空間101和第二製程空間102之間相互切換,這使得晶圓700在第一製程空間101和第二製程空間102中的一者中完成對應的製程之後,可以被移動至第一製程空間101和第二製程空間102中的另一者繼續進行另一製程。在此過程中,半導體製程設備的整體製程環境不會被破壞,且可以提升加工效率。另外,在上述半導體製程設備的工作過程中,第一製程空間101和第二製程空間102可以分別進行對應的製程,使得第一製程空間101和第二製程空間102內的製程互不干擾,這可以進一步提升晶圓700的加工效率。The
承載架設置在加熱腔室120中,該承載架能夠承載晶圓700,從而為晶圓700在第二製程空間102內進行對應的製程時提供承載作用。承載架具體可以為支架,或者,承載架還可以包括多個頂針,這均可以保證承載架具備承載晶圓700的能力。承載架可以固定安裝在加熱腔室120的底部或側部,或者,承載架亦可以具備相對製程腔室110移動的能力,使承載架能夠帶動承載於承載架上的晶圓700運動。The carrier is disposed in the
傳片件200安裝在製程腔室110內,且傳片件200能夠移動晶圓700,以用於在基座150和承載架之間傳輸晶圓700,從而使晶圓700能夠分別在製程腔室110和加熱腔室120進行相應的製程。傳片件200具體可以為機械手,利用傳片件200能夠改變晶圓700的位置。更具體地說,可以利用傳片件200使晶圓700在第一製程空間101和第二製程空間102內切換。傳片件200具體可以安裝在製程腔室110的底部或側部,且傳片件200具體可以通過抓取或承托等方式固定晶圓700,且通過轉動或移動等方式改變晶圓700的位置。The
加熱腔室120中還設置有加熱件400,加熱件400具體可以為電阻絲等具備加熱能力的器件,加熱件400可以固定在加熱腔室120的頂部、側部或底部等位置處,以為承載於承載架的晶圓700提供加熱作用,使晶圓700的溫度升高。The
本申請實施例公開的技術方案中,設置了與製程腔室110連通的加熱腔室120,以及在加熱腔室中安裝加熱件400,製程腔室110和加熱腔室120可以分別為晶圓700提供第一製程空間101和第二製程空間102,設置在製程腔室110中的基座150能夠承載晶圓700,設置在加熱腔室120中的承載架亦能夠承載晶圓700,加熱件400能夠加熱承載於承載架上的晶圓700,製程腔室110內還設置有傳片件200,傳片件200能夠在基座150和承載架之間傳輸晶圓700,以能夠在不同的製程之間切換。在上述半導體製程設備的工作過程中,第一製程空間101和第二製程空間102內均可以進行對應的製程,這可以提升半導體製程設備的加工效率。In the technical solution disclosed in the embodiment of the present application, a
可選地,利用上述半導體製程設備對晶圓700進行加工,且可以使晶圓700在第一製程空間101內形成阻擋層和銅層之後,在傳片件200的作用下,將完成前述製程的晶圓700移動至第二製程空間102的承載架上,在加熱件400的加熱作用下,進行銅回流製程,使晶圓700上表面的銅材料在高溫條件下流動至晶圓700上沉槽和通孔的底部,從而防止出現空洞現象,提升晶圓700的良品率。Optionally, the
如上所述,在利用上述半導體製程設備形成互連線的過程中,可以先在第一製程空間101內進行沉積製程,之後,利用傳片件200將第一製程空間101內的晶圓700移動至第二製程空間102的承載架上,之後,可以繼續向第一製程空間101內傳入下一晶圓700,與此同時,第二製程空間102內的加熱件400工作,使晶圓700進行銅回流製程,顯然,第一製程空間101和第二製程空間102之間的製程互不干擾,這可以提升半導體製程設備的加工效率;之後,在第二製程空間102內的晶圓700完成銅回流製程的情況下,可以利用傳片件200將該晶圓700重新傳回第一製程空間101內進行冷卻等製程,或者,也可以將該晶圓700傳出製程腔室110,且傳入另一半導體製程設備的製程腔室110進行冷卻等製程,相應地,之前在第一製程空間101內進行沉積製程的晶圓700則可以繼續被傳入至第二製程空間102且被加熱,以進行銅回流製程。當然,上述製程過程僅為本申請實施例公開的半導體製程設備所能夠進行的製程中的一種,利用上述半導體製程設備還可以進行其他製程,例如其他的回流製程,此處不再一一列舉。As mentioned above, in the process of forming interconnection lines by using the above-mentioned semiconductor manufacturing equipment, the deposition process can be performed in the
在上述過程中,為了使第一製程空間101和第二製程空間102內的晶圓700的位置能夠互相交換,可選地,傳片件200的數量為多個,多個傳片件200分別為第一製程空間101和第二製程空間102內的晶圓700提供移位作用,從而縮短製程間隔,提升加工效率。In the above process, in order to enable the positions of the
在本申請的另一實施例中,可選地,如圖1所示,傳片件200的數量可以為一個,並且,承載架設置有第一承載位310和第二承載位320,第一承載位310和第二承載位320均能夠承載晶圓700。在這種情況下,承載架上可以承載至少兩個晶圓700,從而在一個傳片件200的作用下,即可完成第一製程空間101和第二製程工件內晶圓700的位置對換。在傳片件200的數量為一個的情況下,一方面可以降低半導體製程設備的成本和控制難度,另一方面還可以減小傳片件200對半導體製程設備內空間的占用量,進而減小製程腔室110的尺寸。In another embodiment of the present application, optionally, as shown in FIG. 1 , the number of the
具體地,第一承載位310和第二承載位320的分佈方向可以有多種,可選地,第一承載位310和第二承載位320在承載方向上平齊設置,在這種情況下,加熱件400可以設置在加熱腔室120的頂壁上,在這種情況下,無論晶圓700承載於第一承載位310還是第二承載位320,均可以保證加熱件400能夠為晶圓700提供可靠的高效的加熱作用。Specifically, the distribution directions of the
在本申請的另一實施例中,可選地,第一承載位310和第二承載位320沿豎直方向分佈,在這種情況下,可以減小第一承載位310和第二承載位320所占的平面空間,且可以在一定程度上縮短傳片件200的傳片距離。具體地,第一承載位310和第二承載位320均可以包括支架,且兩個支架在豎直方向上形成預設距離。對應地,在半導體製程設備的工作過程中,傳片件200能夠將基座150上的晶圓700傳輸至第一承載位310或第二承載位320,以及將第一承載位310或第二承載位320上的晶圓700傳輸至基座150上。In another embodiment of the present application, optionally, the
需要說明的是,基座150上的晶圓700既可以被傳輸至第一承載位310,亦可以被傳輸至第二承載位320上,相似地,第一承載位310和第二承載位320上所承載的晶圓700均可以被傳片件200傳輸至基座150上,只是在同一時間點,僅能將基座150上的晶圓700傳輸至第一承載位310和第二承載位320中的一者,對應地,第一承載位310和第二承載位320中的一者上的晶圓700傳輸至基座150上。It should be noted that the
在上述技術方案中,為了保證傳片件200具備向第一承載位310和第二承載位320傳送晶圓700的能力,可以使傳片件200具備升降能力,也即傳片件200能夠沿豎直方向運動,從而在傳片件200向高度不同的第一承載位310和第二承載位320傳送晶圓700時,傳片件200能夠通過抬升或下降的方式,使所傳送的晶圓700與對應的承載結構(包括第一承載位元310和第二承載位320)的高度對應,之後,隨著傳片件200的轉動,即可使晶圓700被傳送至對應的承載結構上方,之後,傳片件200下降,使晶圓700承載在對應的承載結構上。In the above technical solution, in order to ensure that the
或者,本申請實施例提供的半導體製程設備還可以包括驅動器510,承載架與驅動器510連接,進而利用驅動器510驅動承載架沿豎直方向移動。在採用這種技術方案的情況下,則使傳片件200僅具備轉動的能力即可。通過使承載架配合傳片件200,亦可以使傳片件200能夠將基座150上的晶圓700傳送至第一承載位310或第二承載位320上。並且,在這種情況下,可以使傳片件200的動作更為單一,進而降低傳片件200的控制難度,且提升傳片件200的可靠性。具體地,驅動器510可以為直線電機等,驅動器510可以安裝在製程腔室110之外,且借助連接軸520等結構可以使驅動器510與承載架連接在一起,進而保證驅動器510能夠驅動承載架沿承載方向移動。Alternatively, the semiconductor manufacturing equipment provided in the embodiment of the present application may further include a
在第一承載位310和第二承載位320沿豎直方向分佈的情況下,可選地,在豎直方向上,承載架的上方和下方均設有加熱件400,且加熱件400均固定在加熱腔室120的側壁上。在採用前述技術方案的情況下,無論晶圓700承載於第一承載位310還是第二承載位320,加熱件400產生的熱量均可以作用在晶圓700上。並且,利用承載架上方的加熱件400可以直接對承載於承載架的晶圓700的上表面進行加熱,從而進一步提升位於晶圓700上表面的銅材料的加熱效率,進而可以縮短晶圓700的加熱時間,提升加工效率。在位於承載架下方的加熱件400的作用下,可以在晶圓700的底面對晶圓700進行加熱,保證整個晶圓700的溫度更為均勻,進一步提升銅回流的製程效果。更具體地,在豎直方向上,可以使位於承載架上方的加熱件400與第一承載位310之間的間距以及位於承載架下方的加熱件400與第二承載位320之間的間距均為20mm~30mm。In the case where the
更進一步地,如圖1所示,加熱腔室120的側壁上設置有多個沿豎直方向相互間隔的加熱件400,其中,相鄰設置的加熱件400之間的間隔可以根據實際情況確定,此處不作限定。例如,可以使位於承載架上方和下方的加熱件400沿豎直方向分佈。在這種情況下,可以使承載於第一承載位310和第二承載位320上的晶圓700的受熱一致性相對更好。Furthermore, as shown in FIG. 1 , a plurality of
更進一步地,如圖2所示,在垂直於豎直方向的方向上,或者說,在垂直於承載架的承載方向的方向上,承載架的相背兩側均設有多個沿豎直方向相互間隔的加熱件400。在這種情況下,支撐在第一承載位310和第二承載為320上的晶圓700的相背兩側均可以受到加熱件400的加熱作用,在自晶圓700的相背兩側一併加熱晶圓700的情況下,可以進一步提升晶圓700的加熱效率,且可以提升晶圓700的被加熱均勻性,提升製程效果。Furthermore, as shown in Figure 2, in the direction perpendicular to the vertical direction, or in other words, in the direction perpendicular to the bearing direction of the carrier, a plurality of vertical The
更詳細地,加熱件400可以固定在加熱腔室120的側壁上,具體地,加熱件400可以為加熱燈管,其可以通過燈座固定在加熱腔室120的內側壁,且通過為燈座外接電源,即可借助安裝在加熱腔室120的內側壁上的加熱件400為承載於第一承載位310和第二承載位320上的晶圓700提供加熱作用。In more detail, the
為了進一步提升承載在承載架上的晶圓700的受熱均勻性,可選地,本申請實施例公開的半導體製程設備中還可以包括驅動器510,承載架與驅動器510連接,驅動器510能夠驅動承載架圍繞承載架的中軸轉動,從而在承載架上承載有晶圓700的情況下,可以利用驅動器510驅動承載架旋轉,進一步提升晶圓700的受熱均勻性。具體地,驅動器510可以為旋轉電機,其可以安裝在加熱腔室之外,且驅動器510可以通過連接軸520與承載架連接,保證驅動器510具備驅動承載架旋轉的能力。In order to further improve the heating uniformity of the
在利用加熱的方式促進晶圓700上表面的銅材料流入通孔和沉槽的底部的過程中,如圖3所示,晶圓700的溫度升高,銅回流製程的效果相對更好,基於此,晶圓700的被加熱的溫度具體可以超過150℃,更進一步地,由於在晶圓700的被加熱溫度升高的情況下,頂部團聚現象也越明顯,因而,可以使加熱溫度控制在175℃~225℃之間,以保證銅回流製程具有最佳的製程效果。In the process of using heating to promote the copper material on the upper surface of the
如上所述,製程腔室110和加熱腔室120相互連通,具體地,製程腔室110和加熱腔室120可以採用一體成型的方式形成,或者,製程腔室110和加熱腔室120亦可以通過分體成型的方式形成,且採用焊接等方式將製程腔室110與加熱腔室120固定連接為一體,在這種技術方案中,製程腔室110的側壁上設置有開口,且加熱腔室120在開口處於製程腔室110密封連接,保證半導體製程設備能夠形成密閉的製程環境。As mentioned above, the
並且,加熱腔室120的頂壁開設有檢修口,在半導體製程設備的使用過程中,可以利用檢修口對安裝於加熱腔室120和加熱腔室120內的如承載架和加熱件400等器件進行檢修工作,這可以降低檢修難度。同時,檢修口上可拆卸地蓋設有蓋板130,為晶圓700提供滿足需求的第二製程空間102。具體地,蓋板130的形狀和尺寸可以根據加熱腔室120的檢修口的形狀和尺寸對應設計,且蓋板130與加熱腔室120可以通過螺釘180等連接件形成可拆卸地固定連接關係。Moreover, the top wall of the
如上所述,加熱件400安裝在加熱腔室120,且加熱件400可以安裝在加熱腔室120的內側壁上,在這種情況下,加熱件400的熱量能夠傳遞至加熱腔室120的內壁上,基於此,可選地,本申請實施例提供的半導體製程設備還可以包括冷卻機構,冷卻機構設置在加熱腔室120的側壁的外側,以借助冷卻機構為加熱腔室120的外壁進行冷卻,從而防止工作人員與加熱腔室120的外壁接觸而被燙傷。具體地,冷卻機構可以為水冷機構,其可以包括進水口610和出水口620,通過使冷卻機構的冷卻管路貼設設置在加熱腔室120的外壁上,可以利用冷卻水對加熱腔室120進行冷卻。As mentioned above, the
基於上述實施例公開的半導體製程設備,本申請實施例還公開一種半導體的加熱方法,其包括:Based on the semiconductor process equipment disclosed in the above embodiments, the embodiment of the present application also discloses a semiconductor heating method, which includes:
S1、在第一晶圓於製程腔室的基座上完成第一製程的情況下,控制傳片件傳輸第一晶圓至加熱腔室,以對第一晶圓進行加熱製程。如上所述,在晶圓完成沉積等傳統製程過程,即第一製程之後,需要對晶圓進行加熱,以使晶圓的加工效果相對更好。具體地,基於上述實施例公開的半導體製程設備,製程腔室中設置有基座,基座可以為晶圓提供承載支撐作用,進而,在製程腔室進行第一製程時,可以使晶圓承載於基座上。並且,半導體製程設備還包括傳片件,傳片件可以傳輸晶圓,以將第一晶圓傳輸至加熱腔室中,對應地,加熱腔室中設置有承載架,傳輸至加熱腔室的第一晶圓可以承載在承載架上,傳片件能夠在基座和承載架之間傳輸晶圓。S1. When the first wafer is completed on the base of the process chamber to complete the first process, control the transfer member to transport the first wafer to the heating chamber, so as to perform a heating process on the first wafer. As mentioned above, after the traditional process such as deposition of the wafer is completed, that is, after the first process, the wafer needs to be heated to make the processing effect of the wafer relatively better. Specifically, based on the semiconductor process equipment disclosed in the above embodiments, a base is provided in the process chamber, and the base can provide support for the wafer, and then, when the process chamber is performing the first process, the wafer can be supported. on the base. Moreover, the semiconductor process equipment also includes a wafer transfer member, which can transfer the wafer to transfer the first wafer to the heating chamber. Correspondingly, the heating chamber is provided with a carrier, which is transferred to the heating chamber. The first wafer can be carried on the carrier, and the wafer transfer member can transfer the wafer between the base and the carrier.
基於上述步驟S1,如圖4所示,本實施例公開的加工方法還包括:Based on the above step S1, as shown in Figure 4, the processing method disclosed in this embodiment also includes:
S2、在控制傳片件將第一晶圓自製程腔室的基座上移走的情況下,傳輸第二晶圓於製程腔室的基座上,從而使第二晶圓承載在基座上,為第二晶圓能夠進行第一製程提供基礎條件,相應地,當第二晶圓承載於基座上之後,則認為可以對第二晶圓進行第一製程。S2. In the case of controlling the transfer member to remove the first wafer from the base of the process chamber, transfer the second wafer to the base of the process chamber, so that the second wafer is carried on the base Above all, it provides a basic condition for the second wafer to be able to perform the first process. Correspondingly, when the second wafer is carried on the base, it is considered that the second wafer can be subjected to the first process.
如上所述,原本承載於製程腔室的基座上的第一晶圓被控制傳片件傳輸至加熱腔室,且在第一晶圓自基座上移走之後,可以繼續向基座上傳輸第二晶圓,此時,加熱腔室和製程腔室中分別設置有第一晶圓和第二晶圓,且二者分別需要進行加熱製程和第一製程,基於此,在上述步驟S2中,第二晶圓進行第一製程的時間段和第一晶圓進行加熱製程的時間段在時間順序上至少部分重疊。簡單地說,在製程腔室中對第二晶圓進行第一製程的過程中,加熱腔室中對第一晶圓的加熱製程亦在相應進行,兩個製程的開始時間點和結束點可以相同,亦可以不同,且兩個製程的開始先後順序亦可以根據實際情況選定,此處不作限定。通過採用上述技術方案,使得晶圓的加工效率相對更高。As mentioned above, the first wafer originally carried on the susceptor of the process chamber is transferred to the heating chamber by the control transfer member, and after the first wafer is removed from the susceptor, it can continue to be placed on the susceptor. Transfer the second wafer. At this time, the heating chamber and the process chamber are respectively provided with the first wafer and the second wafer, and the two need to perform the heating process and the first process respectively. Based on this, in the above step S2 In this method, the time period during which the second wafer undergoes the first process and the time period during which the first wafer undergoes the heating process at least partially overlap in time sequence. Simply put, during the process of performing the first process on the second wafer in the process chamber, the heating process on the first wafer in the heating chamber is also carried out correspondingly, and the start time and end point of the two processes can be The same or different, and the start sequence of the two manufacturing processes can also be selected according to the actual situation, which is not limited here. By adopting the above technical solution, the processing efficiency of the wafer is relatively higher.
進一步地,承載架上沿豎直方向設置有第一承載位和第二承載位,由於上文已經對承載架包括第一承載位和第二承載位的技術方案進行了詳細的介紹,考慮文本簡潔,此處不再詳細介紹。基於前述技術方案,本申請實施例公開的加工方法中,上述步驟S1包括:Further, the carrier frame is provided with a first bearing position and a second bearing position along the vertical direction. Since the technical solution of the carrier frame including the first bearing position and the second bearing position has been introduced in detail above, considering the text It is concise and will not be described in detail here. Based on the foregoing technical solutions, in the processing method disclosed in the embodiment of the present application, the above step S1 includes:
S11、在第一晶圓於製程腔室的基座上完成第一製程的情況下,控制傳片件傳輸第一晶圓至加熱腔室中承載架的第一承載位,以對第一晶圓進行加熱製程。也即,在承載架包括第一承載位和第二承載位元的情況下,傳輸完成第一製程的第一晶圓時,可以具體控制傳片件將第一晶圓傳輸至承載架的第一承載位上,以使第一晶圓在第一承載位處進行加熱製程。S11. In the case where the first wafer is completed on the base of the process chamber, the first wafer is controlled to transfer the first wafer to the first carrying position of the carrier in the heating chamber, so as to process the first wafer circle for heating process. That is to say, in the case that the carrier includes the first carrying position and the second carrying position, when transferring the first wafer that has completed the first process, the transfer member can be specifically controlled to transfer the first wafer to the second carrying position of the carrier. on a carrying position, so that the first wafer undergoes a heating process at the first carrying position.
並且,基於承載架包括第一承載位和第二承載位的技術方案,當第一晶圓傳輸至第一承載位元上的情況下,承載架的第二製程位元還處於空缺狀態,進而,上述加工方法中,步驟S2之後還包括:Moreover, based on the technical solution that the carrier includes the first carrying position and the second carrying position, when the first wafer is transferred to the first carrying bit, the second process bit of the carrying frame is still in a vacant state, and then , in the above-mentioned processing method, after step S2 also includes:
S3、在第二晶圓於製程腔室的基座上完成第一製程的情況下,控制傳片件傳輸第二晶圓至加熱腔室中的承載架的第二承載位,以對第二晶圓進行加熱製程。也即,通過使完成第一製程的第二晶圓亦被傳輸至加熱腔室,且使第二晶圓承載於第二承載位,可以使製程腔室的基座上再次空缺,進而當第一晶圓完成加熱製程之後,可以利用製程腔室中的基座再次承載第一晶圓,且利用製程腔室為第一晶圓提供進行第二製程的環境,具體來說,本申請實施例公開的加工方法中,上述步驟S3之後還包括:S3. In the case that the second wafer completes the first process on the base of the process chamber, control the transfer member to transfer the second wafer to the second loading position of the carrier in the heating chamber, so that the second The wafer undergoes a heating process. That is, by making the second wafer that has completed the first process also be transferred to the heating chamber, and the second wafer is carried on the second loading position, the pedestal of the process chamber can be vacant again, and then when the second wafer After a wafer completes the heating process, the base in the process chamber can be used to carry the first wafer again, and the process chamber can be used to provide an environment for the first wafer to perform the second process. Specifically, the embodiment of the present application In the disclosed processing method, after the above step S3, it also includes:
S4、在第一晶圓於加熱腔室的第一承載位上完成加熱製程的情況下,控制傳片件傳輸第一晶圓至製程腔室的基座上,以對第一晶圓進行第二製程。如上所述,在第二晶圓傳輸至第二承載位元上的情況下,可以將第一晶圓再次傳輸回處於空缺狀態的製程腔室的基座上,且利用製程腔室對第一晶圓進行第二製程。S4. In the case that the heating process of the first wafer is completed on the first loading position of the heating chamber, control the transfer member to transfer the first wafer to the base of the processing chamber, so as to carry out the first wafer on the first wafer. Second process. As mentioned above, in the case that the second wafer is transferred to the second carrier bit, the first wafer can be transferred back to the base of the process chamber in an empty state, and the process chamber can be used to control the first The wafer undergoes the second process.
並且,在上述步驟S4中,第一晶圓進行第二製程的時間段和第二晶圓進行加熱製程的進行時間段在時間順序上至少部分重疊。也即,在第一晶圓進行第二製程的過程中,第二晶圓亦可以進行加熱製程,兩個製程的開始時間點和結束時間點可以相同,亦可以不同,且兩個製程的開始先後順序可以根據實際情況選定,此處不作限定。在採用上述技術方案的情況下,可以進一步提升半導體製程設備的加工效率。Moreover, in the above step S4, the time period during which the first wafer is subjected to the second process and the time period during which the second wafer is subjected to the heating process are at least partially overlapped in time sequence. That is to say, during the second process of the first wafer, the second wafer can also undergo the heating process, and the start time and end time of the two processes can be the same or different, and the start time of the two processes The sequence can be selected according to the actual situation, which is not limited here. In the case of adopting the above technical solution, the processing efficiency of the semiconductor manufacturing equipment can be further improved.
前述內容概括數項實施例之特徵,使得熟習此項技術者可更佳地理解本揭露之態樣。熟習此項技術者應瞭解,其等可容易地使用本揭露作為用於設計或修改用於實行本文仲介紹之實施例之相同目的及/或達成相同優點之其他製程及結構之一基礎。熟習此項技術者亦應瞭解,此等等效構造不背離本揭露之精神及範疇,且其等可在不背離本揭露之精神及範疇之情況下在本文中作出各種改變、置換及更改。The foregoing content summarizes the features of several embodiments, so that those skilled in the art can better understand aspects of the present disclosure. Those skilled in the art should appreciate that they can readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments described herein. Those skilled in the art should also understand that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
101:第一製程空間 102:第二製程空間 110:製程腔室 120:加熱腔室 130:蓋板 140:頂蓋 150:基座 160:磁控濺射組件 170:靶材 180:螺釘 200:傳片件 310:第一承載位 320:第二承載位 400:加熱件 510:驅動器 520:連接軸 610:進水口 620:出水口 700:晶圓 101: The first process space 102: Second process space 110: Process chamber 120: heating chamber 130: cover plate 140: top cover 150: base 160:Magnetron sputtering components 170: target 180: screw 200: Passing the film 310: the first bearing position 320: the second bearing position 400: heating element 510: drive 520: connecting shaft 610: water inlet 620: water outlet 700: Wafer
當結合附圖閱讀時,從以下詳細描述最佳理解本揭露之態樣。應注意,根據產業中之標準實踐,各種構件未按比例繪製。事實上,為了論述的清楚起見可任意增大或減小各種構件之尺寸。 圖1是本申請實施例公開的半導體製程設備的結構示意圖; 圖2是本申請實施例公開的半導體製程設備中部分結構的示意圖; 圖3是採用本申請實施例公開的半導體製程設備所加工的半導體在不同溫度下的電鏡照片; 圖4是本申請實施例公開的晶圓的加工方法的流程圖。 Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying drawings. It should be noted that, in accordance with the standard practice in the industry, various components are not drawn to scale. In fact, the dimensions of the various components may be arbitrarily increased or decreased for clarity of discussion. FIG. 1 is a schematic structural diagram of semiconductor manufacturing equipment disclosed in an embodiment of the present application; Fig. 2 is a schematic diagram of part of the structure of the semiconductor manufacturing equipment disclosed in the embodiment of the present application; FIG. 3 is an electron micrograph of a semiconductor processed by the semiconductor manufacturing equipment disclosed in the embodiment of the present application at different temperatures; FIG. 4 is a flowchart of a wafer processing method disclosed in an embodiment of the present application.
101:第一製程空間 101: The first process space
102:第二製程空間 102: Second process space
110:製程腔室 110: Process chamber
120:加熱腔室 120: heating chamber
130:蓋板 130: cover plate
140:頂蓋 140: top cover
150:基座 150: base
160:磁控濺射組件 160:Magnetron sputtering components
170:靶材 170: target
200:傳片件 200: Passing the film
310:第一承載位 310: the first bearing position
320:第二承載位 320: the second bearing position
400:加熱件 400: heating element
510:驅動器 510: drive
520:連接軸 520: connecting shaft
610:進水口 610: water inlet
620:出水口 620: water outlet
700:晶圓 700: Wafer
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111163054.6 | 2021-09-30 | ||
CN202111163054.6A CN113921456A (en) | 2021-09-30 | 2021-09-30 | Semiconductor processing equipment and wafer processing method |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202316603A true TW202316603A (en) | 2023-04-16 |
Family
ID=79237616
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111136551A TW202316603A (en) | 2021-09-30 | 2022-09-27 | Semiconductor process equipment and wafer processing method |
Country Status (3)
Country | Link |
---|---|
CN (1) | CN113921456A (en) |
TW (1) | TW202316603A (en) |
WO (1) | WO2023051496A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117276131A (en) * | 2023-10-10 | 2023-12-22 | 宸微设备科技(苏州)有限公司 | Substrate baking chamber for etching |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113921456A (en) * | 2021-09-30 | 2022-01-11 | 北京北方华创微电子装备有限公司 | Semiconductor processing equipment and wafer processing method |
CN114927461B (en) * | 2022-07-01 | 2023-08-18 | 北京北方华创微电子装备有限公司 | Wafer carrying device and semiconductor process equipment |
CN116695086B (en) * | 2023-06-30 | 2024-04-16 | 北京北方华创微电子装备有限公司 | Process chamber, semiconductor process equipment and thin film deposition method |
CN117867454B (en) * | 2024-03-12 | 2024-06-04 | 无锡尚积半导体科技有限公司 | Device for improving metal film reflow efficiency by PVD |
CN117995736B (en) * | 2024-04-07 | 2024-06-04 | 无锡尚积半导体科技有限公司 | Wafer supply apparatus |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102560373B (en) * | 2010-12-16 | 2014-12-17 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Substrate heating chamber, method using same, and substrate processing equipment |
CN105088151A (en) * | 2014-04-15 | 2015-11-25 | 北京北方微电子基地设备工艺研究中心有限责任公司 | Pore deposition process on substrate, and semiconductor processing equipment |
CN105441876B (en) * | 2014-09-02 | 2019-04-23 | 北京北方华创微电子装备有限公司 | A kind of film deposition equipment |
CN111986976B (en) * | 2019-05-22 | 2022-04-22 | 北京北方华创微电子装备有限公司 | Process chamber and semiconductor processing equipment |
US11205589B2 (en) * | 2019-10-06 | 2021-12-21 | Applied Materials, Inc. | Methods and apparatuses for forming interconnection structures |
CN113921456A (en) * | 2021-09-30 | 2022-01-11 | 北京北方华创微电子装备有限公司 | Semiconductor processing equipment and wafer processing method |
-
2021
- 2021-09-30 CN CN202111163054.6A patent/CN113921456A/en active Pending
-
2022
- 2022-09-27 WO PCT/CN2022/121573 patent/WO2023051496A1/en unknown
- 2022-09-27 TW TW111136551A patent/TW202316603A/en unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117276131A (en) * | 2023-10-10 | 2023-12-22 | 宸微设备科技(苏州)有限公司 | Substrate baking chamber for etching |
Also Published As
Publication number | Publication date |
---|---|
WO2023051496A1 (en) | 2023-04-06 |
CN113921456A (en) | 2022-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW202316603A (en) | Semiconductor process equipment and wafer processing method | |
TWI606542B (en) | Process chamber and semiconductor processing apparatus | |
US10490427B2 (en) | Apparatus for treating substrate | |
KR102498550B1 (en) | Process chambers and semiconductor processing devices | |
JP4912253B2 (en) | Substrate transport apparatus, substrate processing apparatus, and substrate transport method | |
KR100778958B1 (en) | Stacked annealing system | |
US20130287529A1 (en) | Method and apparatus for independent wafer handling | |
KR102125512B1 (en) | Substrate processing device and method | |
CN110923642B (en) | Sputtering device | |
TWI747241B (en) | High temperature vapor delivery system and method | |
CN116695086B (en) | Process chamber, semiconductor process equipment and thin film deposition method | |
TW201935610A (en) | Apparatus for handling various sized substrates | |
JP6067035B2 (en) | Substrate processing module and substrate processing apparatus including the same | |
KR102304166B1 (en) | Oxidation processing module, substrate processing system, and oxidation processing method | |
KR20140057208A (en) | Combinatorial and full substrate sputter deposition tool and method | |
US20110039410A1 (en) | Apparatus and Method for Substrate Electroless Plating | |
JP2016516291A (en) | Substrate processing equipment | |
JP6422673B2 (en) | Substrate processing equipment | |
KR20100056795A (en) | A robot for transferring wafer | |
KR101394109B1 (en) | Substrate processing apparatus and Substrate processing system | |
CN103794533B (en) | Buanch unit and control method thereof and utilize it to process the apparatus and method of substrate | |
US20240038544A1 (en) | Substrate processing method and substrate processing apparatus | |
KR20220086332A (en) | Apparatus for processing substrate | |
CN103794533A (en) | Transfer unit, method for controlling the transfer unit, and apparatus and method for treating substrate using the transfer unit | |
JP2009088354A (en) | Substrate-processing device, lamp unit, and manufacturing method for semiconductor device |