TW202226895A - Inductively coupled plasma apparatus and method for operating the same - Google Patents
Inductively coupled plasma apparatus and method for operating the same Download PDFInfo
- Publication number
- TW202226895A TW202226895A TW109145831A TW109145831A TW202226895A TW 202226895 A TW202226895 A TW 202226895A TW 109145831 A TW109145831 A TW 109145831A TW 109145831 A TW109145831 A TW 109145831A TW 202226895 A TW202226895 A TW 202226895A
- Authority
- TW
- Taiwan
- Prior art keywords
- magnetic field
- reaction chamber
- field shielding
- shielding element
- plasma
- Prior art date
Links
Images
Landscapes
- Plasma Technology (AREA)
- External Artificial Organs (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Description
本揭露是關於一種感應耦合電漿設備及其操作方法。The present disclosure relates to an inductively coupled plasma device and a method of operating the same.
近年來,半導體積體電路(semiconductor integR1ted circuits)經歷了指數級的成長。在積體電路材料以及設計上的技術進步下,產生了多個世代的積體電路,其中每一世代較前一世代具有更小更複雜的電路。在積體電路發展的過程中,當幾何尺寸(亦即,製程中所能產出的最小元件或者線)縮小時,功能密度(亦即,每一晶片區域所具有的內連接裝置的數目)通常會增加。In recent years, semiconductor integrated circuits (semiconductor integrated circuits) have experienced exponential growth. Technological advances in integrated circuit materials and design have resulted in multiple generations of integrated circuits, each of which has smaller and more complex circuits than the previous generation. During the development of integrated circuits, as the geometry size (ie, the smallest component or line that can be produced in the process) shrinks, the functional density (ie, the number of interconnect devices per wafer area) shrinks. Usually increases.
一般而言,此種尺寸縮小的製程可以提供增加生產效率以及降低製造成本的好處,然而,此種尺寸縮小的製程亦會增加製造與生產積體電路的複雜度。為了實現這些進步,需要在積體電路製程和製造設備中進行相應的研發。在一例子中,利用電漿製造系統來實施基板的電漿蝕刻製程。於電漿蝕刻製程中,電漿通過從基板表面蝕刻的材料的元素與由電漿產生的反應性物質之間的化學反應產生揮發性蝕刻產物。In general, such downsizing processes can provide the benefits of increased production efficiency and lower manufacturing costs, however, such downsizing processes also increase the complexity of manufacturing and producing integrated circuits. In order to realize these advances, corresponding research and development in the integrated circuit process and manufacturing equipment is required. In one example, the plasma etching process of the substrate is performed using a plasma fabrication system. In the plasma etch process, the plasma produces volatile etch products through chemical reactions between elements of the material etched from the substrate surface and reactive species generated by the plasma.
本揭露的部分實施方式提供了一種操作感應耦合電漿設備的方法。該方法包含:將一第一磁場遮蔽元件設置鄰近於一反應室的一第一側;當第一磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第一電漿製程;在進行完該第一電漿製程之後,從該反應室的該第一側,移除該第一磁場遮蔽元件;以及在從該反應室的該第一側移除該第一磁場遮蔽元件之後,進行一第二電漿製程。Some embodiments of the present disclosure provide a method of operating an inductively coupled plasma device. The method includes: disposing a first magnetic field shielding element adjacent to a first side of a reaction chamber; when the first magnetic field shielding element is disposed adjacent to the first side of the reaction chamber, performing a first plasma process; After performing the first plasma process, removing the first magnetic field shielding element from the first side of the reaction chamber; and after removing the first magnetic field shielding element from the first side of the reaction chamber , and perform a second plasma process.
本揭露的部分實施方式提供了一種操作一感應耦合電漿設備的方法,包含:將一第一磁場遮蔽元件設置鄰近於一反應室的一第一側;當該第一磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第一電漿製程;在進行完該第一電漿製程之後,將一第二磁場遮蔽元件設置鄰近於該反應室的該第一側;以及當該第一磁場遮蔽元件以及該第二磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第二電漿製程。Some embodiments of the present disclosure provide a method of operating an inductively coupled plasma device, comprising: disposing a first magnetic field shielding element adjacent to a first side of a reaction chamber; when the first magnetic field shielding element is disposed adjacent to When the first side of the reaction chamber is performed, a first plasma process is performed; after the first plasma process is performed, a second magnetic field shielding element is disposed adjacent to the first side of the reaction chamber; and when When the first magnetic field shielding element and the second magnetic field shielding element are disposed adjacent to the first side of the reaction chamber, a second plasma process is performed.
本揭露的部分實施方式提供了一種感應耦合電漿設備。感應耦合電漿設備包含反應室、晶圓基座、第一磁場遮蔽元件以及第二磁場遮蔽元件。反應室具有本體以及介電板體,其中該本體以及該介電板體定義一空間。晶圓基座設置於反應室中用以承載一基板。第一磁場遮蔽元件可拆卸地設置於該本體的外表面。第二磁場遮蔽元件可拆卸地設置於該本體的該外表面。Some embodiments of the present disclosure provide an inductively coupled plasma device. The inductively coupled plasma apparatus includes a reaction chamber, a wafer base, a first magnetic field shielding element and a second magnetic field shielding element. The reaction chamber has a body and a dielectric plate, wherein the body and the dielectric plate define a space. The wafer base is arranged in the reaction chamber to carry a substrate. The first magnetic field shielding element is detachably disposed on the outer surface of the body. The second magnetic field shielding element is detachably disposed on the outer surface of the body.
以下本揭露將提供許多個不同的實施方式或實施例以實現所提供之專利標的之不同特徵。許多元件與設置將以特定實施例在以下說明,以簡化本揭露。當然這些實施例僅用以示例而不應用以限制本揭露。舉例而言,敘述「第一特徵形成於第二特徵上」包含多種實施方式,其中涵蓋第一特徵與第二特徵直接接觸,以及額外的特徵形成於第一特徵與第二特徵之間而使兩者不直接接觸。此外,於各式各樣的實施例中,本揭露可能會重複標號以及/或標註字母。此重複是為了簡化並清楚說明,而非意圖表明這些討論的各種實施方式以及/或配置之間的關係。The following disclosure will provide many different implementations or examples for implementing the various features of the provided patented subject matter. A number of elements and arrangements are described below in specific embodiments to simplify the present disclosure. Of course, these embodiments are only used as examples and should not be used to limit the present disclosure. For example, the statement "a first feature is formed on a second feature" includes embodiments that encompass the first feature being in direct contact with the second feature, as well as additional features being formed between the first feature and the second feature such that The two are not in direct contact. Furthermore, in various embodiments, the present disclosure may repeat reference numerals and/or reference letters. This repetition is for simplicity and clarity of illustration and is not intended to indicate the relationship between the various implementations and/or configurations of these discussions.
更甚者,空間相對的詞彙,例如「下層的」、「低於」、「下方」、「之下」、「上層的」、「上方」等相關詞彙,於此用以簡單描述元件或特徵與另一元件或特徵的關係,如圖所示。在使用或操作時,除了圖中所繪示的轉向之外,這些空間相對的詞彙涵蓋裝置的不同的轉向。或者,這些裝置可旋轉(旋轉90度或其他角度),且在此使用的空間相對的描述語可作對應的解讀。What's more, spatially relative words, such as "lower", "below", "below", "below", "upper", "above" and other related words, are used here to simply describe elements or features Relationship to another element or feature, as shown. In use or operation, these spatially relative terms encompass different turns of the device in addition to the turns shown in the figures. Alternatively, these devices can be rotated (rotated 90 degrees or other angles) and the spatially relative descriptors used herein can be interpreted accordingly.
在感應耦合電漿設備中,介電板體設置於感應線圈與電漿之間,例如設置於腔體外圍或頂端。使用射頻源將一射頻電流輸入線圈產生感應射頻磁場,再由射頻磁場於腔體內感應產生與射頻電流反向的一射頻電場。藉此,射頻源可負責感應耦合產生電漿並控制電漿密度。In the inductively coupled plasma device, the dielectric plate is arranged between the induction coil and the plasma, for example, at the periphery or the top of the cavity. Using a radio frequency source, a radio frequency current is input into the coil to generate an induced radio frequency magnetic field, and then a radio frequency electric field opposite to the radio frequency current is induced in the cavity by the radio frequency magnetic field. Thereby, the RF source can be responsible for inductively coupling to generate plasma and control the plasma density.
第1圖為根據本揭露的部分實施方式中的感應耦合電漿設備100的剖面示意圖。於部分實施方式中,感應耦合電漿設備100可操作以實施一電漿蝕刻製程,例如從基板W的表面以電漿蝕刻金屬、介電質、半導體及/或遮罩材料(mask materials)。舉例而言,可用於平面電晶體製程中,蝕刻底部抗反射塗層(bottom antireflective coating;BARC)、多晶矽以及遮罩等。於部分其他實施方式中,感應耦合電漿設備100可操作以實施一沉積製程,例如以電漿沉積金屬、介電質、半導體及/或遮罩材料於基板W的表面上。於部分其他實施方式中,感應耦合電漿設備100可操作以執行一電漿處理(treatment),例如以電漿處理基板W的表面上之金屬、介電質、半導體及/或遮罩材料。FIG. 1 is a schematic cross-sectional view of an inductively coupled
於部分實施方式中,感應耦合電漿設備100包含反應室110、晶圓基座120、線圈130、氣體輸送器140、固定件160以及磁場遮蔽元件170。In some embodiments, the inductively coupled
於部分實施方式中,反應室110包含本體112以及介電板體(dielectric window)114。本體112以及介電板體114定義反應室110之一密閉空間110S。於部分實施方式中,反應室110之密閉空間110S絕緣於外側環境且可維持於一適當的狀態,例如真空或是具有低於大氣壓力的壓力。In some embodiments, the
於部分實施方式中,晶圓基座120設置於反應室110內,並用以支撐基板W。晶圓基座120可包含靜電吸座(electrostatic chuck)及/或夾環(clamp ring)(圖未示),以於製程期間固定基板W。晶圓基座120可亦包含冷卻及/或加熱元件(圖未示)用以控制晶圓基座120之溫度。於部分實施方式中,晶圓基座120可更包含耦合(coupled)至射頻產生器(RF generator)的電極122。於電漿處理製程中,電極122可由射頻產生器偏壓在射頻電壓之上。被偏壓後的電極122可被用來向進入的處理氣體提供偏壓並幫助將其激發成電漿。此外,電極122可於電漿處理製程中維持電漿。In some embodiments, the
於部分實施方式中,線圈130設置於介電板體114之上。線圈130電性耦接一電漿射頻電源(未繪示)。介電板體114允許電漿電源所提供之射頻能量由線圈130傳送至反應室110之密閉空間110S。藉此,透過使用線圈130將射頻能量經介電板體114傳送至反應室110之密閉空間110S,可使反應室110之密閉空間110S內之製程氣體形成感應耦合電漿,進而進行基板W之蝕刻、沉積、及/或其他電漿製程。於部分實施方式中,感應耦合電漿設備100可選擇性地包含蓋體150,蓋體150用以遮蓋線圈130以及介電板體114,以防止塵粒汙染。In some embodiments, the
於部分實施方式中,介電板體114具有一開口114O與氣體輸送器140連接。氣體輸送器140連接於一氣體供應源(未繪示),且用以提供製程氣體或其他適當氣體(例如清潔氣體、保護氣體等)至反應室110之密閉空間110S。於各種實施方式中,製程氣體可為蝕刻氣體、沉積氣體、處理(treatment)氣體、載體氣體(carrier gas)(如氮氣、氬氣等)、其他合適的氣體及其組合。氣體輸送器140以及開口114O的數量可為一或多個。於部分實施方式中,氣體輸送器140以及開口114O可大致位於於線圈130的中心位置。於部分其他實施方式中,氣體輸送器140以及開口114O可偏離線圈130中心設置。於部分實施方式中,本體112可包含氣體出口112GO,其可連接一抽氣幫浦(未繪示),而從密閉空間110S中抽除空氣。In some embodiments, the
於部分實施方式中,磁場遮蔽元件170可以選擇性地設置於蓋體150的各外表面150OS以及本體112的各外表面112OS。磁場遮蔽元件170的材料可以是能阻隔外部磁場的適當金屬板體。舉例而言,磁場遮蔽元件170的材料可以是過渡金屬或其他適當材料。於部分實施方式中,磁場遮蔽元件170的材料可以是四族至十一族金屬。於部分實施方式中,磁場遮蔽元件170的材料可以是鉬(Mo)、鐵(Fe)、鎳(Ni)、其合金或其組合等。In some embodiments, the magnetic
於部分實施方式中,磁場遮蔽元件170可透過固定件160而固定於外表面112OS以及150OS上。舉例而言,固定件160可固定於(例如鎖固於)本體112的外表面112OS以及/或蓋體150的外表面150OS上。固定件160可包含一或多個插槽160T,以承載磁場遮蔽元件170。於本文中,本體112的外表面112OS以及蓋體150的外表面150OS的組合稱為外表面OS。In some embodiments, the magnetic
磁場遮蔽元件170可包含位於反應室110側邊的磁場遮蔽元件172以及位於反應室110上方的磁場遮蔽元件174。磁場遮蔽元件172、174可彼此分離,而能夠獨立地經選擇而設置於反應室110周圍。固定件160可包含位於反應室110側邊的固定件162以及位於反應室110上方的固定件164,以分別承載磁場遮蔽元件172、174。The magnetic
藉由固定件160以及磁場遮蔽元件170的配置,操作者可以依據欲進行的電漿製程,調整反應室110周圍的磁場遮蔽元件170的分布,以達到有效地隔絕地磁的目的。舉例而言,可以採用不同磁場遮蔽元件170的分布來進行多種電漿製程。With the configuration of the fixing
於本揭露的部分實施方式中,當磁場遮蔽元件172設置於本體112的外表面112OS時,磁場遮蔽元件172的上表面可以高於介電板體114的上表面的位置,且磁場遮蔽元件172的下表面可以低於晶圓基座120的下表面的位置。具體而言,磁場遮蔽元件172的上表面可以高於線圈130的位置,且磁場遮蔽元件172的下表面可以低於晶圓基座120中電極122的下表面的位置。藉此,在使用線圈130產生磁場時,磁場遮蔽元件172能環繞線圈130以及電極122之間的區域,而避免地磁影響此區域的電漿。如此一來,此區域的電漿能有效地被線圈130以及電極122控制,而達到目標效果,例如達到均勻蝕刻或不均勻蝕刻。In some embodiments of the present disclosure, when the magnetic
於部分實施方式中,為了便於保養機台的時候開闔蓋體150,可以設計位於側邊的固定件162不固定於蓋體150的外表面150OS上,而僅固定於本體112的外表面112OS。舉例而言,固定件162直接固定於本體112,而不直接固定於蓋體150。藉此,固定件162的設置不會影響機台本身的運作。於部分實施方式中,固定件162可以接觸或不接觸蓋體150的外表面150OS。於部分實施方式中,固定件164可直接固定於蓋體150的上表面。In some embodiments, in order to facilitate the opening and closing of the
於部分實施方式中,設置於反應室110同側的磁場遮蔽元件170(例如第1圖的磁場遮蔽元件172)可以被固定件160(例如第1圖的固定件162)隔開,而不互相接觸。或者,於部分其他實施方式中,設置於反應室110同側的磁場遮蔽元件170(例如第1圖的磁場遮蔽元件172)可以不被固定件160隔開。換句話說,於部分其他實施方式中,設置於反應室110同側的磁場遮蔽元件170(例如第1圖的磁場遮蔽元件172)可以互相接觸。In some embodiments, the magnetic field shielding elements 170 (eg, the magnetic
於部分實施方式中,基板W可為一矽晶圓。於其他實施例中,基板W可包含其他元素(elemental)半導體材料、化合物半導體材料,合金半導體材料或其他半導體晶片,以及其他合適的基板。舉例而言,化合物半導體材料包含,但不限於,碳化矽、砷化鎵、磷化鎵、磷化銦、砷化銦及/或銻化銦。舉例而言,合金半導體材料包含,但不限於,SiGe、GaAsP、AlInAs、AlGaAs、GaInAs、GaInP、及/或GaInAsP。In some embodiments, the substrate W may be a silicon wafer. In other embodiments, the substrate W may comprise other elemental semiconductor materials, compound semiconductor materials, alloy semiconductor materials or other semiconductor wafers, as well as other suitable substrates. For example, compound semiconductor materials include, but are not limited to, silicon carbide, gallium arsenide, gallium phosphide, indium phosphide, indium arsenide, and/or indium antimonide. For example, alloyed semiconductor materials include, but are not limited to, SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP.
於部分實施方式中,介電板體114可由石英、陶瓷、及/或介電材料等電磁訊號可穿透之材質所製成。上述電磁訊號可為可見光、紅外線、紫外線、X射線光、及/或其他電磁訊號。通過介電板體114之電磁訊號可用以監測密閉空間110S之製程情況,例如電漿的存在、製程氣體種類的存在、及/或蝕刻/沉積殘餘材料的存在。介電板體114可包含合適的形狀,例如圓板(round plate)、方板或其他適當形狀。於部分實施方式中,介電板體114可為透明的。於部分實施方式中,介電板體114也可以稱為介電窗體。In some embodiments, the
於部分實施方式中,線圈130可為一平面多匝螺旋線圈(planar multi-turn spiral coil)、非平面多匝螺旋線圈(non-planar multi-turn spiral coil)或具有其他合適形狀的線圈。於部分實施方式中,線圈130可構成一電漿天線。於其他實施例中,電漿天線可包含適用於電容耦合電漿(capacitively coupled plasma)之多個板件。於其他實施例中,電漿可經由其他電漿天線維持,例如電子迴旋共振(electron cyclotron resonance;ECR)、平行板、螺旋(helicon)、螺旋諧振器(helical resonator)、或其他電漿天線。電漿電源ES可例如為射頻(RF)電源。In some embodiments, the
於部分實施方式中,感應耦合電漿設備100更可包含陶瓷支撐座180,用以支撐線圈130的內線圈及外線圈。舉例而言,線圈130可以透過適當手段(例如螺絲)而固定於陶瓷支撐座180。陶瓷支撐座180可包含有適當開口,以供氣體輸送器140通過。於部分實施方式中,感應耦合電漿設備100更可包含端子190,其中線圈130是藉由端子190連接電漿射頻電源。In some embodiments, the inductively coupled
於部分實施方式中,感應耦合電漿設備100更可包含電漿檔板116,以限定電漿圍繞基板W並使製程氣體以及製程副產物能經由電漿檔板116傳送至氣體出口112GO而排出。電漿檔板116上可鍍有可替代的腔體材料評估(alternate chamber material evaluation;ACME)膜,其中該膜可包含鋁材料,例如經陽極處理的鋁,該膜的配置可以降低缺陷。In some embodiments, the inductively coupled
第2圖為根據本揭露的部分實施方式中的感應耦合電漿設備100的立體示意圖。於本揭露的實施方式中,固定件160可以設置於外表面OS(包含本體112的外表面112OS以及蓋體150的外表面150OS)的上下、左右、前後側,而使磁場遮蔽元件170能依照需求,配置於反應室110外。FIG. 2 is a schematic perspective view of an inductively coupled
舉例而言,於部分實施方式中,磁場遮蔽元件172包含有設置於反應室110的四側的主要磁場遮蔽元件172a~172d以及次要磁場遮蔽元件172a’~172d’。磁場遮蔽元件172a~172d以及次要磁場遮蔽元件172a’~172d’可彼此分離,而能夠獨立地經選擇而設置於反應室110周圍。於部分實施方式中,主要磁場遮蔽元件172a~172d、次要磁場遮蔽元件172a’~172d’的形狀以及尺寸經由設計以配合感應耦合電漿設備100中其他元件的結構。舉例而言,次要磁場遮蔽元件172a’~172d’的尺寸可小於磁場遮蔽元件172a~172d的尺寸。For example, in some embodiments, the magnetic
於部分實施方式中,磁場遮蔽元件170上可以設有多個鎖固孔170H,外表面OS可以設有多個對應的鎖固孔OSH,以供磁場遮蔽元件170固定於外表面OS上。磁場遮蔽元件170可以透過其他固定件(參照圖1的固定件160)而固定於外表面OS。或者,於其他實施方式中,磁場遮蔽元件170可直接固定於磁場遮蔽元件170,而不需要其他固定件介於其中。本實施方式的其他細節大致如前所述,在此不再贅述。In some embodiments, the magnetic
第3圖為根據本揭露的部分實施方式中的感應耦合電漿設備100的立體示意圖。如第3圖所示,固定件160可透過螺絲鎖定方式,固定於感應耦合電漿設備100的外表面OS。舉例而言,固定件160上可以設有多個鎖固孔160H,而使磁場遮蔽元件170的鎖固孔170H能透過螺絲經由鎖固孔160H,鎖固於外表面OS的鎖固孔OSH。藉此,磁場遮蔽元件170亦可透過螺絲鎖定方式,固定於固定件160的插槽160T中。本實施方式的其他細節大致如前所述,在此不再贅述。FIG. 3 is a schematic perspective view of an inductively coupled
第4圖為根據本揭露的部分實施方式中的感應耦合電漿設備100的立體示意圖。於本實施方式中,本體112(參考第1圖)的周圍可以設置殼體300,殼體300的材料可以是能阻隔外部磁場的金屬材料。舉例而言,殼體300的材料可以是過渡金屬或其他適當材料。於部分實施方式中,殼體300的材料可以是四族至十一族金屬。於部分實施方式中,殼體300的材料可以是鉬(Mo)、鐵(Fe)、鎳(Ni)、其合金或其組合等。藉此,能進一步防止地磁影像線圈產生的磁場。於部分實施方式中,用於環繞密閉空間110S的本體112(參考第1圖)可以開設晶圓通道,以便於晶圓傳輸。殼體300亦可以開設晶圓通道300G,其與本體112(參考第1圖)的晶圓通道連通,以便於晶圓傳輸。磁場遮蔽元件170可以設置於本體112(參考第1圖)以及殼體300未設有晶圓通道的兩側。於部分實施方式中,本體112(參考第1圖)以及殼體300未設有晶圓通道的一側可免設置磁場遮蔽元件170及其固定件160(參考第1圖)。或者,於其他實施方式中,本體112(參考第1圖)以及殼體300設有晶圓通道的一側可以設置有配合尺寸的磁場遮蔽元件170及其固定件160(參考第1圖)。本實施方式的其他細節大致如前所述,在此不再贅述。FIG. 4 is a schematic perspective view of an inductively coupled
第5圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法M的流程圖。第6A圖至第6B圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法M於各個階段的示意圖。此描述僅為例示,而不意圖進一步限制後續專利申請範圍中所載的內容。方法M包含步驟S1~S8。應了解到,可以在步驟S1~S8之前、之中以及之後加入額外的步驟,且對於該方法的另一部份實施方式,以下提到的部分步驟可以被取代或取消。步驟/程序的順序可以被改變。FIG. 5 is a flowchart of a method M of operating an inductively coupled plasma device according to some embodiments of the present disclosure. FIGS. 6A-6B are schematic diagrams of various stages of a method M of operating an inductively coupled plasma device according to some embodiments of the present disclosure. This description is exemplary only, and is not intended to further limit what is set forth in the scope of subsequent patent applications. Method M includes steps S1 to S8. It should be understood that additional steps may be added before, during and after steps S1 to S8, and for another partial implementation of the method, some of the steps mentioned below may be replaced or eliminated. The sequence of steps/procedures can be changed.
首先,參照第5圖與第6A圖,方法來到步驟S1,提供一感應耦合電漿設備100,且調整多個磁場遮蔽元件170至第一位置配置。舉例而言,將磁場遮蔽元件170設置於反應室110週邊四側以及上下側。在採用第一位置配置的情況下,反應室110四側的磁場遮蔽元件172a~172b、172a’~172b’、以及反應室110上下側的磁場遮蔽元件174的數量、形狀等可以有預定的配置。舉例而言,於此以數量為例,磁場遮蔽元件172a~172b、174分別為3、2、1、4、1。First, referring to FIG. 5 and FIG. 6A , the method proceeds to step S1 , an inductively coupled
接著,參照第5圖與第6A圖,方法來到步驟S2,在調整多個磁場遮蔽元件170至第一位置配置後,將第一晶圓放入反應室。或者,於部分其他實施方式中,步驟S1、S2的順序可以調換,而不以圖中所示為限。舉例而言,可在將第一晶圓放入反應室後,再調整多個磁場遮蔽元件170至第一位置配置。Next, referring to FIG. 5 and FIG. 6A , the method proceeds to step S2 , after adjusting the plurality of magnetic
接著,方法來到步驟S3,再使用該感應耦合電漿設備100,對晶圓進行適當電漿製程,例如電漿蝕刻製程、電漿沉積製程或電漿處理製程等。於本實施方式中,此電漿製程包含使用氣體輸送器140(參考第1圖)運送製程氣體至密閉空間110S中,以及使用線圈130(參考第1圖)傳送能量至密閉空間110S,進而提升製程氣體的能量而產生及/或維持電漿。在部分實施方式中,此電漿製程可以是非等向性或等向性的。Next, the method proceeds to step S3, and the inductively coupled
接著,參照第5圖與第6A圖,方法來到步驟S4,在對此晶圓進行完一次電漿製程後,可從反應室中移出晶圓,並將下個晶圓置入反應室110的密閉空間110S中,對下個晶圓進行此電漿製程。Next, referring to FIG. 5 and FIG. 6A , the method goes to step S4 , after one plasma process is performed on the wafer, the wafer can be removed from the reaction chamber, and the next wafer can be placed in the
在對多個晶圓(例如同一梯次的多個晶圓)進行這些電漿製程後,參照第5圖與第6B圖,方法來到步驟S5,調整磁場遮蔽元件170至第二位置配置。舉例而言,可增加位於反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170的數量,例如於反應室110週邊四側以及上下側中任一者加設磁場遮蔽元件170。或者,在部分例子中,可減少位於反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170的數量,例如移除反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170。在採用第二位置配置的情況下,反應室110四側的磁場遮蔽元件172a~172b、172a’~172b’、 以及反應室110上下側的磁場遮蔽元件174的數量、形狀等可以有預定的配置。舉例而言,於此以數量為例,磁場遮蔽元件172a~172b、174分別為2、4、1、5、1。After performing these plasma processes on a plurality of wafers (eg, a plurality of wafers in the same step), referring to FIG. 5 and FIG. 6B , the method proceeds to step S5 to adjust the magnetic
在部分實施方式中,在調整磁場遮蔽元件170至第二位置配置時,可以將設置於反應室110的任一側的磁場遮蔽元件17 0移除。或者,於其他部分實施方式中,可以將設置於反應室110的任一側的磁場遮蔽元件170移動至另一側。或者,在部分實施方式中,可以增加設置於反應室110的任一側的磁場遮蔽元件170的數量。In some embodiments, when adjusting the magnetic
接著,參照第5圖與第6B圖,方法來到步驟S6,在調整多個磁場遮蔽元件170至第二位置配置後,將第二晶圓放入反應室。或者,於部分其他實施方式中,步驟S5、S6的順序可以調換,而不以圖中所示為限。舉例而言,可在將第二晶圓放入反應室後,再調整多個磁場遮蔽元件170至第二位置配置。Next, referring to FIG. 5 and FIG. 6B , the method proceeds to step S6 , after adjusting the plurality of magnetic
接著,方法來到步驟S7,再操作該感應耦合電漿設備100,對第二晶圓進行適當電漿製程,例如電漿蝕刻製程、電漿沉積製程或電漿處理製程等。於本實施方式中,此電漿製程包含使用氣體輸送器140(參考第1圖)運送製程氣體至密閉空間110S中,以及使用線圈130(參考第1圖)傳送能量至密閉空間110S,進而提升製程氣體的能量而產生及/或維持電漿。在部分實施方式中,此電漿製程可以是非等向性或等向性的。Next, the method goes to step S7, and then the inductively coupled
接著,參照第5圖與第6B圖,方法來到步驟S8,在對此晶圓進行完一次電漿製程後,可從反應室中移出晶圓,並將下個晶圓置入反應室110的密閉空間110S中,對下個晶圓(例如同一梯次的多個晶圓)進行此電漿製程。Next, referring to FIG. 5 and FIG. 6B , the method goes to step S8 , after one plasma process is performed on the wafer, the wafer can be removed from the reaction chamber, and the next wafer can be placed in the
於本揭露的部分實施方式中,操作者可以視電漿製程的需求而選擇適當的磁場遮蔽元件170配置。舉例而言,在此,磁場遮蔽元件170在該第二電漿製程的配置不同於在第一電漿製程的配置。在第5圖中,雖然分別對第一晶圓以及第二晶圓進行第一電漿製程以及第二電漿製程為例,但不應以此限制本揭露範圍。於其他實施方式中,第一電漿製程以及第二電漿製程可以對同一晶圓進行。In some embodiments of the present disclosure, the operator may select an appropriate configuration of the magnetic
第7圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法N的流程圖。第6A圖至第6B圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法M於各個階段的示意圖。此描述僅為例示,而不意圖進一步限制後續專利申請範圍中所載的內容。方法N包含步驟P1~P6。應了解到,可以在步驟P1~P6之前、之中以及之後加入額外的步驟,且對於該方法的另一部份實施方式,以下提到的部分步驟可以被取代或取消。步驟/程序的順序可以被改變。FIG. 7 is a flowchart of a method N of operating an inductively coupled plasma device in accordance with some embodiments of the present disclosure. FIGS. 6A-6B are schematic diagrams of various stages of a method M of operating an inductively coupled plasma device according to some embodiments of the present disclosure. This description is exemplary only, and is not intended to further limit what is set forth in the scope of subsequent patent applications. Method N includes steps P1 to P6. It should be understood that additional steps may be added before, during and after steps P1 to P6, and for another partial implementation of the method, some of the steps mentioned below may be replaced or eliminated. The sequence of steps/procedures can be changed.
參照第7圖與第6A圖,方法來到步驟P1,在將第一晶圓放入感應耦合電漿設備100的反應室。Referring to FIGS. 7 and 6A , the method proceeds to step P1 , where the first wafer is placed into the reaction chamber of the inductively coupled
接著,方法來到步驟P2,調整多個磁場遮蔽元件170至第一位置配置。舉例而言,將磁場遮蔽元件170設置於反應室110週邊四側以及上下側。在採用第一位置配置的情況下,反應室110四側的磁場遮蔽元件172a~172b、172a’~172b’、以及反應室110上下側的磁場遮蔽元件174的數量、形狀等可以有預定的配置。舉例而言,於此以數量為例,磁場遮蔽元件172a~172b、174分別為3、2、1、4、1。步驟P1、P2的順序可以調換,而不以圖中所示為限。舉例而言,可在將第一晶圓放入反應室之前或之後,調整多個磁場遮蔽元件170至第一位置配置。Next, the method proceeds to step P2, where the plurality of magnetic
方法來到步驟P3,再操作該感應耦合電漿設備100,對晶圓進行適當電漿製程,例如電漿蝕刻製程、電漿沉積製程或電漿處理製程等。The method goes to step P3, and then the inductively coupled
接著,參照第7圖與第6B圖,方法來到步驟P4,調整多個磁場遮蔽元件170至第二位置配置。舉例而言,可增加位於反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170的數量,例如於反應室110週邊四側以及上下側中任一者加設磁場遮蔽元件170。或者,在部分例子中,可減少位於反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170的數量,例如移除反應室110週邊四側以及上下側中任一者的磁場遮蔽元件170。在採用第二位置配置的情況下,反應室110四側的磁場遮蔽元件172a~172b、172a’~172b’、 以及反應室110上下側的磁場遮蔽元件174的數量、形狀等可以有預定的配置。舉例而言,於此以數量為例,磁場遮蔽元件172a~172b、174分別為2、4、1、5、1。Next, referring to FIG. 7 and FIG. 6B , the method proceeds to step P4 to adjust the plurality of magnetic
接著,方法來到步驟P5,再操作該感應耦合電漿設備100,對晶圓進行適當電漿製程,例如電漿蝕刻製程、電漿沉積製程或電漿處理製程等。Next, the method goes to step P5, and then the inductively coupled
第8A圖至第8J圖為根據本揭露的部分實施方式中的半導體裝置於製程中各個階段的示意圖。此描述僅為例示,而不意圖進一步限制後續專利申請範圍中所載的內容。應了解到,可以在第8A圖至第8J圖的步驟之前、之中以及之後加入額外的步驟,且對於該方法的另一部份實施方式,以下提到的部分步驟可以被取代或取消。步驟/程序的順序可以被改變。FIGS. 8A to 8J are schematic diagrams of various stages in the manufacturing process of a semiconductor device according to some embodiments of the present disclosure. This description is exemplary only, and is not intended to further limit what is set forth in the scope of subsequent patent applications. It should be understood that additional steps may be added before, during and after the steps of Figures 8A to 8J, and that some of the steps mentioned below may be replaced or eliminated for another partial embodiment of the method. The sequence of steps/procedures can be changed.
參考第8A圖,在半導體基板910上,形成硬式遮罩層920、底部抗反射層(bottom anti-reflection coating;BARC)930以及圖案化光阻層940。在部分實施方式中,圖案化光阻層940可包含適當有機材料。在部分實施方式中,經由在底部抗反射層930上塗佈光阻層、對光阻層進行微影製程(例如曝光以及顯影),而形成圖案化光阻層940。Referring to FIG. 8A , on the
於部分實施方式中,此半導體基板910可包含適當半導體材料,諸如矽(Si)、鍺(Ge)、碳化矽(SiC)、矽鍺(SiGe)或上述之組合。於部分實施方式中,半導體基板910例如為塊狀矽。於部分實施方式中,半導體基板910可為絕緣體上矽(silicon on insulator; SOI) 基板、多層基板、梯度基板或混合定向基板。In some embodiments, the
於部分實施方式中,硬式遮罩層920可包含多層介電材料,可為碳化矽-氧化矽-碳化矽的三層結構。或者,於部分實施方式中,硬式遮罩層920可包含一碳化矽層。於部分實施方式中,底部抗反射層930可包含適當有機或無機介電材料,例如碳化矽(SiC)。在對光阻層進行曝光時,底部抗反射層930可以降低下方特徵的反射干擾。In some embodiments, the
參考第8B圖,以前述的感應耦合電漿設備100,進行電漿蝕刻製程,以移除未被圖案化光阻層940覆蓋的底部抗反射層930的部分,而形成底部抗反射層932。具體而言,將半導體基板910放置在晶圓基座(參考圖1的晶圓基座120)上,控制氣體輸送器140引入一氣體Ga,而產生電漿Pa,以蝕刻未被圖案化光阻層940覆蓋的底部抗反射層930(參照第8A圖)的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LA。Referring to FIG. 8B , using the aforementioned inductively coupled
參考第8C圖,蝕刻硬式遮罩層920,而形成硬式遮罩922。具體而言,感應耦合電漿設備100引入一氣體Gb,而產生電漿Pb,以蝕刻未被底部抗反射層932覆蓋的硬式遮罩層920(參照第8B圖)的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LB。Referring to FIG. 8C , the
參考第8D圖,使用硬式遮罩922作為蝕刻遮罩,蝕刻半導體基板910,而在半導體基板910形成溝槽910R。具體而言,感應耦合電漿設備100引入一氣體Gc,而產生電漿Pc,以蝕刻未被硬式遮罩922覆蓋的半導體基板910的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LC。Referring to FIG. 8D , using the
參考第8E圖,在溝槽910R中填入介電材料,而形成淺溝槽隔離區950。淺溝槽隔離區950可用以定義半導體基板910的主動區912。Referring to FIG. 8E,
參考第8F圖,在淺溝槽隔離區950以及主動區912上,形成閘極介電層960、閘極電極層970、硬式遮罩層980、底部抗反射層(bottom anti-reflection coating;BARC)990以及圖案化光阻層1000。在部分實施方式中,經由在底部抗反射層990上塗佈光阻層、對光阻層進行微影製程(例如曝光以及顯影),而形成圖案化光阻層1000。Referring to FIG. 8F, a
參考第8G圖,蝕刻底部抗反射層990,而形成底部抗反射層992。具體而言,感應耦合電漿設備100引入一氣體Ga’,而產生電漿Pa’,以蝕刻未被圖案化光阻層1000覆蓋的底部抗反射層990(參照圖7F)的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LD。Referring to FIG. 8G, bottom
參考第8H圖,蝕刻硬式遮罩層980,而形成硬式遮罩982。具體而言,感應耦合電漿設備100引入一氣體Gb’,而產生電漿Pb’,以蝕刻未被底部抗反射層992覆蓋的硬式遮罩層980(參照圖7G)的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LE。Referring to FIG. 8H , the
參考第8I圖,使用硬式遮罩982作為蝕刻遮罩,蝕刻閘極電極層970以及閘極介電層960(參照圖7H),而分別形成閘極電極972以及閘極介電質962。具體而言,感應耦合電漿設備100引入一氣體Gc’,而產生電漿Pc’,以蝕刻未被硬式遮罩982覆蓋的閘極電極層970以及閘極介電層960(參照第8H圖)的部分。在此電漿蝕刻過程中,磁場遮蔽元件170(參考前述第1圖~第4圖或第6A圖以及第6B圖)可以採用一位置配置170LF。Referring to FIG. 8I, using the
於部分實施方式中,參照第8B圖至第8I圖,位置配置170LA~170LF中至少兩個不同。於部分實施方式中,依據蝕刻圖案的相似度,位置配置170LA~170LF可以部分相同。舉例而言,位置配置170LA~170LC可以實質相同,而位置配置170LD~170LF可以實質相同,其中位置配置170LA~170LC不同於位置配置170LD~170LF。於部分實施方式中,依據被蝕刻的目標材料的種類,位置配置170LA~170LF可以部分相同。舉例而言,用於蝕刻底部抗反射層的位置配置170LA、170LD可以實質相同,用於硬式遮罩層的位置配置170LB、170LE可以實質相同,用於矽基板或多晶矽的位置配置170LC、170LF可以實質相同,其中該組位置配置170LA、170LD、該組位置配置170LB、170LE以及該組位置配置170LC、170LF各不相同。或者,於部分其他實施方式中,位置配置170LA~170LF各不相同。In some embodiments, referring to FIGS. 8B to 8I , at least two of the positional configurations 170LA to 170LF are different. In some embodiments, the positional configurations 170LA to 170LF may be partially the same according to the similarity of the etching patterns. For example, the location configurations 170LA~170LC may be substantially the same, and the location configurations 170LD~170LF may be substantially the same, wherein the location configurations 170LA~170LC are different from the location configurations 170LD~170LF. In some embodiments, depending on the type of target material to be etched, the positional configurations 170LA to 170LF may be partially the same. For example, the positional configurations 170LA and 170LD for etching the bottom anti-reflective layer can be substantially the same, the positional configurations 170LB and 170LE for the hard mask layer can be substantially the same, and the positional configurations 170LC and 170LF for the silicon substrate or polysilicon can be Substantially the same, wherein the set of location configurations 170LA, 170LD, the set of location configurations 170LB, 170LE, and the set of location configurations 170LC, 170LF are different. Alternatively, in some other embodiments, the positional configurations 170LA-170LF are different.
於部分實施方式中,依據被蝕刻的材料,氣體Ga、Gb、Gc可而不同,而使電漿Pa、Pb、Pc不同。同樣地,依據被蝕刻的材料,氣體Ga’、Gb’、Gc’可而不同,而使電漿Pa’、Pb’、Pc’不同。於部分實施方式中,氣體Ga、Ga’可採用相同氣體,而使電漿Pa、Pa’的成分實質相同。於部分實施方式中,氣體Gb、Gb’可採用相同氣體,而使電漿Pb、Pb’的成分實質相同。於部分實施方式中,氣體Gc、Gc’可採用相同氣體,而使電漿Pc、Pc’的成分實質相同。或者,於其他部份實施方式中,氣體Ga、Gb、Gc、Ga’、Gb’、Gc’可各不相同。In some embodiments, the gases Ga, Gb, and Gc may be different depending on the material to be etched, and the plasmas Pa, Pb, and Pc may be different. Likewise, the gases Ga', Gb', Gc' may be different, and the plasmas Pa', Pb', Pc' may be different, depending on the material to be etched. In some embodiments, the same gas can be used as the gases Ga and Ga', so that the components of the plasmas Pa and Pa' are substantially the same. In some embodiments, the same gas can be used for the gases Gb and Gb', so that the components of the plasmas Pb and Pb' are substantially the same. In some embodiments, the same gas can be used as the gases Gc and Gc', so that the components of the plasmas Pc and Pc' are substantially the same. Alternatively, in some other embodiments, the gases Ga, Gb, Gc, Ga', Gb', and Gc' may be different.
參考第8J圖,在未被閘極電極972以及閘極介電質962覆蓋的部分的主動區912中/上,形成源極/汲極區1100。舉例而言,可以透過n型或p型摻雜方式,形成源極/汲極區1100。或者,於部分實施方式中,可以透過磊晶成長方式,形成源極/汲極區1100。以上第8A圖至第8J圖的步驟可以重複對多個基板進行。Referring to FIG. 8J, source/
第9圖為根據本揭露的部分實施方式中的半導體製程機台200的示意圖。半導體製程機台200可以是一群集工具(cluster tool),包含裝載埠(load port)LP、設備前端模組(Equipment Front-End Module;EFCM)TC、負載鎖定(load-lock)室LC、緩衝室BC以及製程反應室(例如感應耦合電漿設備100)。FIG. 9 is a schematic diagram of a
裝載埠LP用以承載晶圓傳送盒WP。晶圓傳送盒WP可以裝載多個晶圓,並被適當自動化搬動系統運送,例如空中單軌無人搬送系統 (Overhead Hoist Transfer;OHT)。The loading port LP is used for carrying the wafer transfer cassette WP. Wafer cassettes WP can hold multiple wafers and are transported by suitable automated handling systems, such as Overhead Hoist Transfer (OHT) systems.
設備前端模組TC連接裝載埠LP以及負載鎖定室LC。負載鎖定室LC可用以裝載或卸載晶圓,舉例而言,負載鎖定室LC包含晶圓進入室WI、晶圓送出室WO。設備前端模組TC中可設有機械手臂A1,以將晶圓從裝載埠LP所承載的晶圓傳送盒WP中取出而傳送至負載鎖定室LC的晶圓進入室WI中,也可以將晶圓從負載鎖定室LC的晶圓送出室WO中取出傳送到裝載埠LP所承載的晶圓傳送盒WP中。緩衝室BC連接負載鎖定室LC以及製程反應室(例如感應耦合電漿設備100)。緩衝室BC可設有機械手臂A2,以使晶圓在負載鎖定室LC以及多個反應室製程反應室(例如感應耦合電漿設備100)之間傳送。於部分實施方式中,感應耦合電漿設備100的配置大致如前所述,感應耦合電漿設備100的數量僅為示意,不應以此數量為限。The equipment front end module TC is connected to the load port LP and the load lock chamber LC. The load lock chamber LC can be used to load or unload wafers. For example, the load lock chamber LC includes a wafer entry chamber WI and a wafer delivery chamber WO. The front-end module TC of the equipment may be provided with a robotic arm A1 to take the wafer out of the wafer transfer box WP carried by the load port LP and transfer it to the wafer entry chamber WI of the load lock chamber LC, and also to transfer the wafer to the wafer entry chamber WI of the load lock chamber LC. The circle is taken out from the wafer delivery chamber WO of the load lock chamber LC and transferred to the wafer transfer cassette WP carried by the load port LP. The buffer chamber BC is connected to the load lock chamber LC and the process reaction chamber (eg, the inductively coupled plasma apparatus 100). The buffer chamber BC may be provided with a robotic arm A2 to transfer wafers between the load lock chamber LC and a plurality of chamber process chambers (eg, the inductively coupled plasma apparatus 100). In some embodiments, the configuration of the inductively coupled
基於以上討論,可以看出本揭露提供了的多個優點。然而,應該理解,其他實施方式可以提供額外的優點,並且並非所有優點都必須在此公開,並且並非所有實施方式都需要特定優點。本案的優點之一是藉由在反應室周圍裝設固定件,操作者可以依據欲進行的電漿製程,輕易地調整反應室周圍的磁場遮蔽元件的分布,以達有效地隔絕地磁,進而提升對電漿的控制,而達到良好的電漿蝕刻的控制,例如達到均勻蝕刻或不均勻蝕刻。本揭露之實施方式中的磁場遮蔽元件也可以採用他種手段固定,並不以圖文中所示的固定件為限。Based on the above discussion, it can be seen that the present disclosure provides a number of advantages. It should be understood, however, that other embodiments may provide additional advantages, and not all advantages are necessarily disclosed herein, and not all embodiments require a particular advantage. One of the advantages of this case is that by installing fixing parts around the reaction chamber, the operator can easily adjust the distribution of the magnetic field shielding elements around the reaction chamber according to the desired plasma process, so as to effectively isolate the geomagnetism and improve the Control of the plasma to achieve good control of plasma etching, such as uniform etching or non-uniform etching. The magnetic field shielding element in the embodiments of the present disclosure can also be fixed by other means, and is not limited to the fixing member shown in the drawings.
本揭露的部分實施方式提供了一種操作感應耦合電漿設備的方法。該方法包含:將一第一磁場遮蔽元件設置鄰近於一反應室的一第一側;當第一磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第一電漿製程;在進行完該第一電漿製程之後,從該反應室的該第一側,移除該第一磁場遮蔽元件;以及在從該反應室的該第一側移除該第一磁場遮蔽元件之後,進行一第二電漿製程。Some embodiments of the present disclosure provide a method of operating an inductively coupled plasma device. The method includes: disposing a first magnetic field shielding element adjacent to a first side of a reaction chamber; when the first magnetic field shielding element is disposed adjacent to the first side of the reaction chamber, performing a first plasma process; After performing the first plasma process, removing the first magnetic field shielding element from the first side of the reaction chamber; and after removing the first magnetic field shielding element from the first side of the reaction chamber , and perform a second plasma process.
於部分實施方式中,方法更包含在進行該第一電漿製程後,在進行該第二電漿製程之前,將一第二磁場遮蔽元件設置鄰近於該反應室的一第二側。In some embodiments, the method further includes disposing a second magnetic field shielding element adjacent to a second side of the reaction chamber after performing the first plasma process and before performing the second plasma process.
於部分實施方式中,方法更包含將一第一基板設置於該反應室中,其中該第一電漿製程是對該反應室中的該第一基板進行的,該第二電漿製程是對該反應室中的該第一基板進行的。In some embodiments, the method further includes disposing a first substrate in the reaction chamber, wherein the first plasma process is performed on the first substrate in the reaction chamber, and the second plasma process is performed on the first substrate in the reaction chamber. performed on the first substrate in the reaction chamber.
於部分實施方式中,方法更包含將一第一基板設置於該反應室中,其中該第一電漿製程是對該反應室中的該第一基板進行的;從該反應室移除該第一基板;以及將一第二基板設置於該反應室中,其中該第二電漿製程是對該反應室中的該第二基板進行的。In some embodiments, the method further includes disposing a first substrate in the reaction chamber, wherein the first plasma process is performed on the first substrate in the reaction chamber; removing the first substrate from the reaction chamber; a substrate; and disposing a second substrate in the reaction chamber, wherein the second plasma process is performed on the second substrate in the reaction chamber.
本揭露的部分實施方式提供了一種操作一感應耦合電漿設備的方法,包含:將一第一磁場遮蔽元件設置鄰近於一反應室的一第一側;當該第一磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第一電漿製程;在進行完該第一電漿製程之後,將一第二磁場遮蔽元件設置鄰近於該反應室的該第一側;以及當該第一磁場遮蔽元件以及該第二磁場遮蔽元件設置鄰近於該反應室的該第一側時,進行一第二電漿製程。Some embodiments of the present disclosure provide a method of operating an inductively coupled plasma device, comprising: disposing a first magnetic field shielding element adjacent to a first side of a reaction chamber; when the first magnetic field shielding element is disposed adjacent to When the first side of the reaction chamber is performed, a first plasma process is performed; after the first plasma process is performed, a second magnetic field shielding element is disposed adjacent to the first side of the reaction chamber; and when When the first magnetic field shielding element and the second magnetic field shielding element are disposed adjacent to the first side of the reaction chamber, a second plasma process is performed.
於部分實施方式中,其中進行該第一電漿製程包含將一第一氣體引入該反應室,進行該第二電漿製程包含將一第二氣體引入該反應室,其中該第二氣體不同於該第一氣體。In some embodiments, performing the first plasma process includes introducing a first gas into the reaction chamber, and performing the second plasma process includes introducing a second gas into the reaction chamber, wherein the second gas is different from the first gas.
於部分實施方式中,其中將該第一磁場遮蔽元件設置鄰近於該反應室的該第一側包含:將該第一磁場遮蔽元件鎖固於該反應室的該第一側。In some embodiments, disposing the first magnetic field shielding element adjacent to the first side of the reaction chamber includes: locking the first magnetic field shielding element to the first side of the reaction chamber.
於部分實施方式中,其中將該第二磁場遮蔽元件設置鄰近於該反應室的該第一側的進行使該第二磁場遮蔽元件接觸該第一磁場遮蔽元件。In some embodiments, disposing the second magnetic field shielding element adjacent to the first side of the reaction chamber is performed such that the second magnetic field shielding element contacts the first magnetic field shielding element.
本揭露的部分實施方式提供了一種感應耦合電漿設備。感應耦合電漿設備包含反應室、晶圓基座、第一磁場遮蔽元件以及第二磁場遮蔽元件。反應室具有本體以及介電板體,其中該本體以及該介電板體定義一空間。晶圓基座設置於反應室中用以承載一基板。第一磁場遮蔽元件可拆卸地設置於該本體的外表面。第二磁場遮蔽元件可拆卸地設置於該本體的該外表面。Some embodiments of the present disclosure provide an inductively coupled plasma device. The inductively coupled plasma apparatus includes a reaction chamber, a wafer base, a first magnetic field shielding element and a second magnetic field shielding element. The reaction chamber has a body and a dielectric plate, wherein the body and the dielectric plate define a space. The wafer base is arranged in the reaction chamber to carry a substrate. The first magnetic field shielding element is detachably disposed on the outer surface of the body. The second magnetic field shielding element is detachably disposed on the outer surface of the body.
於部分實施方式中,該第一磁場遮蔽元件的一上表面高於該介電板體的一上表面,且該第一磁場遮蔽元件的一下表面低於該晶圓基座的一下表面。In some embodiments, an upper surface of the first magnetic field shielding element is higher than an upper surface of the dielectric plate body, and a lower surface of the first magnetic field shielding element is lower than a lower surface of the wafer base.
以上概述多個實施方式之特徵,該技術領域具有通常知識者可較佳地了解本揭露之多個態樣。該技術領域具有通常知識者應了解,可將本揭露作為設計或修飾其他製程或結構的基礎,以實行實施方式中提到的相同的目的以及/或達到相同的好處。該技術領域具有通常知識者也應了解,這些相等的結構並未超出本揭露之精神與範圍,且可以進行各種改變、替換、轉化,在此,本揭露精神與範圍涵蓋這些改變、替換、轉化。The foregoing summarizes the features of various embodiments, and those of ordinary skill in the art may better understand the various aspects of the present disclosure. Those of ordinary skill in the art should appreciate that the present disclosure may be used as a basis for designing or modifying other processes or structures for carrying out the same purposes and/or achieving the same advantages mentioned in the embodiments. Those with ordinary knowledge in this technical field should also understand that these equivalent structures do not exceed the spirit and scope of the present disclosure, and various changes, substitutions, and transformations can be made, and the spirit and scope of the present disclosure cover these changes, substitutions, and transformations. .
100:感應耦合電漿設備 110:反應室 110S:密閉空間 112:本體 112OS:外表面 112GO:氣體出口 114:介電板體 114O:開口 116:電漿檔板 120:晶圓基座 122:電極 130:線圈 140:氣體輸送器 150:蓋體 150OS:外表面 160:固定件 160H:鎖固孔 162、164:固定件 160T:插槽 170:磁場遮蔽元件 170H:鎖固孔 170LA~170LF:位置配置 172、174:磁場遮蔽元件 172a~172d:主要磁場遮蔽元件 172a’~172d’:次要磁場遮蔽元件 180:陶瓷支撐座 190:端子 200:半導體製程機台 300:殼體 300G:晶圓通道 910:半導體基板 910R:溝槽 912:主動區 920:硬式遮罩層 922:硬式遮罩 930:底部抗反射層 932:底部抗反射層 940:圖案化光阻層 950:淺溝槽隔離區 960:閘極介電層 962:閘極介電質 970:閘極電極層 972:閘極電極 980:硬式遮罩層 982:硬式遮罩 990:底部抗反射層 992:底部抗反射層 1000:圖案化光阻層 1100:源極/汲極區 W:基板 M、N:方法 S1~S8、P1~P5:步驟 Ga、Ga’、Gb、Gb’、Gc、Gc’:氣體 Pa、Pa’、Pb、Pb’、Pc、Pc’:電漿 OS:外表面 OSH:鎖固孔 LP:裝載埠 TC:設備前端模組 LC:負載鎖定室 BC:緩衝室 WP:晶圓傳送盒 WI:晶圓進入室 WO:晶圓送出室 A1、A2:機械手臂 100: Inductively Coupled Plasma Devices 110: Reaction Chamber 110S: Confined Space 112: Ontology 112OS: External Surface 112GO: Gas outlet 114: Dielectric plate body 114O: Opening 116: Plasma baffle 120: Wafer base 122: Electrodes 130: Coil 140: Gas Conveyor 150: cover 150OS: External Surface 160: Fixtures 160H: Locking hole 162, 164: Fixing parts 160T: Slot 170: Magnetic field shielding element 170H: Locking hole 170LA~170LF: Location configuration 172, 174: Magnetic field shielding elements 172a~172d: Main magnetic field shielding elements 172a'~172d': Secondary magnetic field shielding element 180: Ceramic support base 190: Terminal 200: Semiconductor process machine 300: Shell 300G: Wafer channel 910: Semiconductor substrate 910R: Groove 912: Active Zone 920: Hard mask layer 922: Hard Mask 930: bottom anti-reflection layer 932: Bottom Anti-Reflection Layer 940: Patterned photoresist layer 950: Shallow Trench Isolation Region 960: Gate Dielectric Layer 962: Gate Dielectric 970: gate electrode layer 972: Gate electrode 980: Hard mask layer 982: Hard Mask 990: bottom anti-reflection layer 992: bottom anti-reflection layer 1000: Patterned photoresist layer 1100: source/drain region W: substrate M, N: method S1~S8, P1~P5: Steps Ga, Ga', Gb, Gb', Gc, Gc': gases Pa, Pa', Pb, Pb', Pc, Pc': Plasma OS: outer surface OSH: Locking hole LP: Load port TC: equipment front-end module LC: Load Lock Chamber BC: Buffer Chamber WP: Wafer Transfer Box WI: Wafer entry chamber WO: Wafer Delivery Room A1, A2: robotic arm
從以下詳細敘述並搭配圖式檢閱,可理解本揭露的態樣。應注意到,多種特徵並未以產業上實務標準的比例繪製。事實上,為了清楚討論,多種特徵的尺寸可以任意地增加或減少。 第1圖為根據本揭露的部分實施方式中的感應耦合電漿設備的剖面示意圖。 第2圖為根據本揭露的部分實施方式中的感應耦合電漿設備的立體示意圖。 第3圖為根據本揭露的部分實施方式中的感應耦合電漿設備的立體示意圖。 第4圖為根據本揭露的部分實施方式中的感應耦合電漿設備的立體示意圖。 第5圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法的流程圖。 第6A圖至第6B圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法於各個階段的示意圖。 第7圖為根據本揭露的部分實施方式中的操作感應耦合電漿設備方法的流程圖。 第8A圖至第8J圖為根據本揭露的部分實施方式中的半導體裝置於製程中各個階段的示意圖。 第9圖為根據本揭露的部分實施方式中的半導體製程機台的示意圖。 The aspects of the present disclosure can be understood from the following detailed description and review of the drawings. It should be noted that various features are not drawn to scale that is standard in industry practice. In fact, the dimensions of the various features may be arbitrarily increased or decreased for clarity of discussion. FIG. 1 is a schematic cross-sectional view of an inductively coupled plasma device according to some embodiments of the present disclosure. FIG. 2 is a schematic perspective view of an inductively coupled plasma device according to some embodiments of the present disclosure. FIG. 3 is a schematic perspective view of an inductively coupled plasma device according to some embodiments of the present disclosure. FIG. 4 is a schematic perspective view of an inductively coupled plasma device according to some embodiments of the present disclosure. 5 is a flowchart of a method of operating an inductively coupled plasma device in accordance with some embodiments of the present disclosure. FIGS. 6A-6B are schematic diagrams of various stages of a method of operating an inductively coupled plasma device in accordance with some embodiments of the present disclosure. 7 is a flowchart of a method of operating an inductively coupled plasma device in accordance with some embodiments of the present disclosure. FIGS. 8A to 8J are schematic diagrams of various stages in the manufacturing process of a semiconductor device according to some embodiments of the present disclosure. FIG. 9 is a schematic diagram of a semiconductor processing tool according to some embodiments of the present disclosure.
國內寄存資訊(請依寄存機構、日期、號碼順序註記) 無 國外寄存資訊(請依寄存國家、機構、日期、號碼順序註記) 無 Domestic storage information (please note in the order of storage institution, date and number) none Foreign deposit information (please note in the order of deposit country, institution, date and number) none
100:感應耦合電漿設備 100: Inductively Coupled Plasma Devices
110:反應室 110: Reaction Chamber
110S:密閉空間 110S: Confined Space
112:本體 112: Ontology
112OS:外表面 112OS: External Surface
112GO:氣體出口 112GO: Gas outlet
114:介電板體 114: Dielectric plate body
114O:開口 114O: Opening
116:電漿檔板 116: Plasma baffle
120:晶圓基座 120: Wafer base
122:電極 122: Electrodes
130:線圈 130: Coil
140:氣體輸送器 140: Gas Conveyor
150:蓋體 150: cover
150OS:外表面 150OS: External Surface
160:固定件 160: Fixtures
162、164:固定件 162, 164: Fixing parts
160T:插槽 160T: Slot
170:磁場遮蔽元件 170: Magnetic field shielding element
172、174:磁場遮蔽元件 172, 174: Magnetic field shielding elements
180:陶瓷支撐座 180: Ceramic support base
190:端子 190: Terminal
W:基板 W: substrate
OS:外表面 OS: outer surface
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109145831A TWI820374B (en) | 2020-12-23 | 2020-12-23 | Inductively coupled plasma apparatus and method for operating the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109145831A TWI820374B (en) | 2020-12-23 | 2020-12-23 | Inductively coupled plasma apparatus and method for operating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202226895A true TW202226895A (en) | 2022-07-01 |
TWI820374B TWI820374B (en) | 2023-11-01 |
Family
ID=83437053
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109145831A TWI820374B (en) | 2020-12-23 | 2020-12-23 | Inductively coupled plasma apparatus and method for operating the same |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI820374B (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060024451A1 (en) * | 2004-07-30 | 2006-02-02 | Applied Materials Inc. | Enhanced magnetic shielding for plasma-based semiconductor processing tool |
WO2014116399A1 (en) * | 2013-01-25 | 2014-07-31 | Applied Materials, Inc. | Self aligned dual patterning technique enhancement with magnetic shielding |
WO2014149307A1 (en) * | 2013-03-15 | 2014-09-25 | Applied Materials, Inc. | Magnetic shielding for plasma process chambers |
CN105590824B (en) * | 2014-10-20 | 2017-11-03 | 中微半导体设备(上海)有限公司 | A kind of plasma processing device |
CN106937475A (en) * | 2015-12-31 | 2017-07-07 | 中微半导体设备(上海)有限公司 | Plasma processing apparatus |
-
2020
- 2020-12-23 TW TW109145831A patent/TWI820374B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI820374B (en) | 2023-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11328904B2 (en) | Substrate processing apparatus | |
KR100926587B1 (en) | Hardware development to reduce bevel deposition | |
JP6199250B2 (en) | Method for processing an object | |
US9028191B2 (en) | Substrate processing apparatus and method of manufacturing semiconductor device | |
US11594422B2 (en) | Film etching method for etching film | |
US20020121345A1 (en) | Multi-chamber system for semiconductor process | |
CN107731681B (en) | Plasma etching method and plasma etching system | |
TW202131371A (en) | Apparatus and method for etching | |
TWI820374B (en) | Inductively coupled plasma apparatus and method for operating the same | |
TWI758939B (en) | Inductively coupled plasma apparatus and method for operating the same | |
JP2022166113A (en) | Substrate processing device and manufacturing method of semiconductor device | |
CN114664621A (en) | Inductively coupled plasma apparatus and method of operating the same | |
TW201810746A (en) | Method of manufacturing magnetoresistive device and magnetoresistive device manufacturing system | |
CN115398602A (en) | Plasma processing apparatus and plasma processing method | |
JP2932946B2 (en) | Plasma processing equipment | |
JP7343226B2 (en) | Plasma generation unit and substrate processing equipment including the same | |
KR102553189B1 (en) | An apparatus for treating substrate | |
US20240071783A1 (en) | Apparatus for treating substrate | |
KR20220063520A (en) | Apparatus for treating substrate | |
CN117423598A (en) | Support unit and apparatus for treating substrate including the same | |
KR20220002742A (en) | Showerhead insert for uniformity tuning | |
KR20240012439A (en) | Cleaning method and plasma treatment method | |
KR20220083923A (en) | Apparatus for treating substrate | |
CN113851366A (en) | Inductively coupled plasma apparatus and method of operating the same | |
JP2000133597A (en) | Device for manufacturing semiconductor |