TW201944600A - Multi-stage dual-series multiple die sets structure diode component suitable for the assembly of components such as small volume, high power and high voltage-resistance rectifier diodes or surge suppression protection type diodes - Google Patents

Multi-stage dual-series multiple die sets structure diode component suitable for the assembly of components such as small volume, high power and high voltage-resistance rectifier diodes or surge suppression protection type diodes Download PDF

Info

Publication number
TW201944600A
TW201944600A TW107112928A TW107112928A TW201944600A TW 201944600 A TW201944600 A TW 201944600A TW 107112928 A TW107112928 A TW 107112928A TW 107112928 A TW107112928 A TW 107112928A TW 201944600 A TW201944600 A TW 201944600A
Authority
TW
Taiwan
Prior art keywords
crystal
group
crystal group
groups
electrode
Prior art date
Application number
TW107112928A
Other languages
Chinese (zh)
Other versions
TWI716680B (en
Inventor
林慧敏
吳文湖
Original Assignee
吳文湖
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 吳文湖 filed Critical 吳文湖
Priority to TW107112928A priority Critical patent/TWI716680B/en
Priority to CN201910239045.7A priority patent/CN110391214A/en
Publication of TW201944600A publication Critical patent/TW201944600A/en
Application granted granted Critical
Publication of TWI716680B publication Critical patent/TWI716680B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/071Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32175Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Thermistors And Varistors (AREA)
  • Liquid Crystal (AREA)

Abstract

A multi-stage dual-series multiple die sets structure diode component includes 2N die sets. The top surfaces of two die sets, the front (the first) die set and the rear (the 2N-th) die set, are each provided with an electrode plate used as the first and second electrodes of the component. N lower guide plates connect the bottom surfaces of any two of the 2N die sets, and (N-1) upper guide plates connect the top surfaces of any two of (2N-2) die sets (i.e., the 2N die sets excluding the front and rear die sets) to form a complete diode component structure. The component structure is filled with an insulating substance between the die sets except the electrode plates of the first and second electrodes and the periphery thereof. The assembly of the component can arbitrarily adjust the number of die sets according to the electrical requirements, and the number of layers of each die set can be different, which is particularly suitable for the assembly of components such as small volume, high power and high voltage-resistance rectifier diodes or surge suppression protection type diodes.

Description

多段式雙串聯多晶組結構二極體元件    Multi-segment double tandem polycrystalline structure diode device   

本發明為多段式雙串聯多晶組結構二極體元件,技術內容涉及將2N個晶組分別以相應個上、下導板將各晶組導接構裝成一二極體元件,讓該二極體元件具備高功率、高耐壓、並可彈性組裝及縮小體積之特性。 The present invention is a multi-segment double-tandem poly-crystal structured diode element. The technical content relates to the assembly of 2N crystal groups with corresponding upper and lower guide plates to form a diode element. The diode element has the characteristics of high power, high withstand voltage, and can be flexibly assembled and reduced in size.

傳統二極體之封裝大致分為軸式、SMD、SOD等,一般高壓高功率元件仍以軸式封裝為主,SMD封裝則較適一般功率元件,而SOD等較小封裝則較適低功率低壓元件,這些封裝方法已為世人所熟悉,在此不再贅述;然其軸式封裝最大問題即在其元件主體太長或太高,適插件式裝配製程,並不適用於小型化表面黏著裝配製程及要求。 Traditional diode packages are roughly divided into shaft type, SMD, SOD, etc. Generally, high voltage and high power components are still mainly shaft type packages, SMD packages are more suitable for general power components, and smaller packages such as SOD are more suitable for low power. Low-voltage components, these packaging methods are familiar to the world, and will not be repeated here; however, the biggest problem with its axial packaging is that its component body is too long or too high, which is suitable for plug-in assembly processes, and is not suitable for miniaturized surface adhesion. Assembly process and requirements.

近年,在表面黏著型元件製作上也有其他具特色之製法,以「多功能小型化表面黏著型電子元件及其製法(TW201631736A)」為例,雖適於其所規範之長度(L)、寬度(W)及厚度(T)之小型化元件製作,但對高功率整流或保護型二極體等元件之需求,此製程並不適切:其一是其所界定之封裝尺寸及所使用上下線路板做晶粒模組間之頂部與底部導接,不適合高功率元件特性需求;其二是所有元件的第一電極及第二電極分別設於上下二線路板,要做成SMD成品需先對其各元件切割,再進行兩端電極之連接,製程相對比較繁複;其三是該發明之陣列式組裝為多組同性質 晶組並列組合,與本發明之多段式雙串聯多晶組結構不同。 In recent years, there are also other distinctive manufacturing methods in the production of surface-adhesive components. Taking "multifunctional miniaturized surface-adhesive electronic components and its manufacturing method (TW201631736A)" as an example, although it is suitable for its regulated length (L) and width (W) and thickness (T) of miniaturized components, but for the needs of high-power rectification or protection diodes and other components, this process is not suitable: one is its defined package size and the use of upper and lower lines The board is connected between the top and the bottom of the die module, which is not suitable for the characteristics of high power components. The second is that the first electrode and the second electrode of all components are respectively located on the upper and lower circuit boards. The components are cut, and then the electrodes at both ends are connected. The manufacturing process is relatively complicated. The third is that the array of the invention is assembled into multiple groups of homogeneous crystal groups in parallel, which is different from the structure of the multi-stage dual tandem polycrystal group of the present invention. .

再以日本發明專利「昭50-13492雙方向定電壓型半導體裝置」為例,其發明旨意在利用單向二極體反向並聯達到雙向導通效果,但此種封裝方式因採全單向反向並聯,其體積雖會比全單向單串式縮小,但放眼今日仍然偏大,與本發明之直接以雙向晶組做多段式雙串連組合方式明顯不同。 Take the Japanese invention patent "Zhao 50-13492 bidirectional constant voltage type semiconductor device" as an example. The invention is intended to use a unidirectional diode in parallel to achieve the bidirectional conduction effect. However, this packaging method uses a full unidirectional reverse Although the size of the parallel connection is smaller than that of the full unidirectional single string type, it is still relatively large today, which is obviously different from the multi-segment dual series combination method of the present invention that uses a bidirectional crystal group directly.

綜觀上述及其他相關發明之作法,除結構製程差異外,最大問題是實際組裝之彈性不足,無法滿足高壓、高功率、縮小體積、降低成本四位一體之需求;本發明乃針對上述諸弱點提出解決方案。 Looking at the methods of the above and other related inventions, in addition to the differences in structural processes, the biggest problem is that the flexibility of the actual assembly is insufficient to meet the needs of the high-pressure, high-power, reduced volume, and reduced cost. solution.

本發明之目的在於提供一種多段式雙串聯多晶組結構二極體元件(所謂多段式雙串聯係指本發明之構裝模式中之各晶組內的組成晶粒以串聯方式組合,且在各晶組間採多段式串聯方式組合之謂),其構裝方式不但能滿足高壓、高功率、縮小體積、降低成本四位一體之需求,還可以視電氣特性需求彈性地擴充晶組數量及類別,各晶組之層數可依電性需求設計成相同層數或不相同層數組合,其組合之極向方向不限,亦可視空間需求調整封裝組數,適合一般整流二極體或保護型二極體等元件之組合封裝,更適合高功率及或高耐壓整流二極體或突波抑制保護型二極體等元件之構裝。 The purpose of the present invention is to provide a multi-segment double-tandem polycrystalline structure structure diode element (the so-called multi-segment double-string connection refers to that the constituent crystal grains in each crystal group in the structure mode of the present invention are combined in series, and The multi-segment series combination is used between each crystal group), and its construction method can not only meet the requirements of high voltage, high power, reduce volume, and reduce cost, but also flexibly expand the number of crystal groups and Type, the number of layers of each crystal group can be designed into the same number of layers or a combination of different numbers of layers according to electrical requirements, and the polar direction of the combination is not limited. The number of packaging groups can also be adjusted according to space requirements, suitable for general rectifier diodes or The combined package of components such as protective diodes is more suitable for the configuration of high power and / or high withstand voltage rectifier diodes or surge suppression protective diodes.

為簡化第一及第二電極之製作,並直接將其建置在元件之同一面或同一側,本發明之晶組數採偶數構裝,即2N組,N≧1;另為簡化本發明之實施方式之示例,將以雙層四晶組以下之組合作說明為主,不同電 氣特性之晶組彈性組合則將只作簡要說明(雙層四晶組以上之組合則依示例類推之)。 In order to simplify the production of the first and second electrodes and directly build them on the same side or the same side of the element, the number of crystal groups of the present invention is evenly configured, that is, 2N groups, N ≧ 1; another is to simplify the present invention. The example of the implementation mode will be mainly explained with the cooperation of the group below the double-layer four-crystal group, and the elastic combination of the crystal group with different electrical characteristics will only be briefly explained (the combination above the double-layer four-crystal group will be analogized by the example) .

本發明多段式雙串聯多晶組結構二極體元件,係包含2N個晶組,N個連接各晶組底部之下導板,(N-1)個連接各晶組頂部的上導板,二置於第1個與第2N個組晶上方之電極板(銅板或錫台等,下同省略標註),及用於固化並保護元件結構之絕緣物質,其中N≧1;其主要特徵為:2N個晶組依電氣特性設計需求依序排列;該N個下導板分別將2N個晶組自第1組起每兩晶組之底部以錫材連接(即1、2組連接,3、4組連接,……,(2N-1)、2N組連接);該(N-1)個上導板分別置於扣除第1與第2N晶組外的(2N-2)個晶組之頂部,並自第2組起每兩晶組之頂部以錫材連接(即2、3組連接,4、5組連接,……,(2N-2)、(2N-1)組連接);二電極板分別以錫材與第1個晶組及第2N個晶組之上方頂部電極面連結,為元件與外部電路連接的第一電極及第二電極;第一電極及第二電極外露外,其餘各部之間及其外圍均填充透明或不透明絕緣物質。 The multi-stage dual tandem polycrystalline structure structure diode element of the present invention includes 2N crystal groups, N connected to the lower guide plate at the bottom of each crystal group, (N-1) upper guide plates connected to the top of each crystal group, Two electrode plates (copper plates or tin tables, etc., which are omitted below) placed above the first and 2N group crystals, and an insulating substance for curing and protecting the component structure, where N ≧ 1; its main characteristics are : 2N crystal groups are arranged in order according to the design requirements of electrical characteristics; the N lower guide plates respectively connect 2N crystal groups from the first group with the bottom of every two crystal groups connected by tin (that is, 1, 2 groups connected, 3 , 4 sets of connections, ..., (2N-1), 2N sets of connections); the (N-1) upper guide plates are respectively placed in the (2N-2) crystal groups excluding the first and 2N crystal groups And the top of every two crystal groups from the second group are connected by tin (that is, 2, 3 groups, 4, 5 groups, ..., (2N-2), (2N-1) groups) ; The two electrode plates are respectively connected with the top electrode surface above the first crystal group and the 2N crystal group by tin material, and are the first electrode and the second electrode connected to the external circuit; the first electrode and the second electrode are exposed In addition, between the other ministries and their periphery Insulating material filled with a transparent or opaque.

其構裝程序如下:1)將N個下導板製於所設計之製具上;2)將該2N個晶組依電氣特性規劃依序置於該N個下導板兩端上:該N個下導板分別將2N個晶組自第1組起每兩晶組之底部以錫材連接(即1、2組連接,3、4組連接,……,(2N-1)、2N組連接);3)將(N-1)個上導板置於對應之晶組頂面:於該(N-1)個上導板分別置於扣除第1與第2N晶組外的(2N-2)個晶組之頂部,並自第2組起每兩晶組之頂部以錫材連接(即2、3組連接,4、5組連接,……,(2N-2)、(2N-1)組連接);4)將二電極板分別以錫材與第1個晶組及第2N個晶組之上方頂部電極面連結; 5)將第一電極及第二電極外露外,其餘各部之間及其外圍均填充透明或不透明絕緣物質。 The construction procedure is as follows: 1) N lower guide plates are made on the designed jig; 2) The 2N crystal groups are sequentially placed on both ends of the N lower guide plates according to the electrical characteristic plan: the The N lower guide plates respectively connect 2N crystal groups from the first group with the bottom of every two crystal groups connected by tin (that is, 1, 2 groups, 3, 4 groups, ..., (2N-1), 2N (Group connection); 3) Place the (N-1) upper guides on the top surface of the corresponding crystal group: the (N-1) upper guides are placed separately from the (1-1 and 2N crystal group) 2N-2) the tops of the crystal groups, and from the second group, the tops of every two crystal groups are connected by tin (that is, 2, 3 groups, 4, 5 groups, ..., (2N-2), ( 2N-1) group connection); 4) the two electrode plates are respectively connected to the top electrode surface above the first crystal group and the 2N crystal group with tin materials; 5) the first electrode and the second electrode are exposed, The other parts and their periphery are filled with transparent or opaque insulating substances.

實施時,該2N個晶組之每一晶組的電性類別可以是單一性(單一類別、全單向或全雙向);也可以每一晶組內組成之個別晶粒是多類別混合組合,且可以全同向組合,也可以正、反向交錯組合及將單向功能晶組與雙向功能晶組組合,所有組合結構均為多段式串聯結構;該2N個晶組之每個晶組均可依電性需求做垂直向調整或擴充層數,且各晶組之層數可以相同,也可依電性需求不同做不同層數及或不同類別組合;例如以N=1雙晶組為例,它除可(1,1)、(2,2)、(3,3)、(4,4)、…(數字大小代表疊層數,一組有兩個數字代表有兩個晶組)組合外,還可做(1,0)、(2,0)、…(2,1)、(3,2)、(4,3)、…等組合;N=2四晶組,則除(1,1,1,1)、(2,2,2,2)、(3,3,3,3)、(4,4,4,4)、…(數字代表疊層數,一組四個數字代表四晶組)組合外,還可做(1,1,1,0)、(2,2.2.0)、…(2,2,2,1)、(2,2,1,1)、(2,1,1,1)、(3,3,3,2)、(3,3,2,2)、(3,2,2,2)、(4,4,4,4)、(4,4,4,3)、(4,4,3,3)、(4,3,3,3)、…等組合,依此類推;而上列之各種組合組裝中,只需在較少疊層之晶組上加上相對厚度之銅粒等導電金屬即可輕易組裝,更是本發明最具彈性之特色。 During implementation, the electrical type of each crystal group of the 2N crystal groups can be unitary (single class, all unidirectional or all bidirectional); or the individual crystal grains in each crystal group can be a multi-class mixed combination. , And can be combined in the same direction, can also be combined with forward and reverse staggered and combined unidirectional functional crystal group and bidirectional functional crystal group, all combination structure is a multi-segment series structure; each crystal group of the 2N crystal group All layers can be adjusted or expanded vertically according to electrical requirements, and the number of layers in each crystal group can be the same. Different layers and different combinations can be made according to different electrical requirements; for example, N = 1 double crystal group For example, it can be divided into (1,1), (2,2), (3,3), (4,4), ... (the number size represents the number of stacks, a group with two numbers represents two crystals Group) combinations, (1,0), (2,0), ... (2,1), (3,2), (4,3), ... and other combinations; N = 2 four-crystal group, Then divide (1,1,1,1), (2,2,2,2), (3,3,3,3), (4,4,4,4), ... (the number represents the number of stacks, A group of four numbers represents the four-crystal group). In addition to (1,1,1,0), (2,2.2.0), ... (2,2,2,1), (2,2, 1,1), (2,1,1,1), (3,3,3,2), (3,3,2 , 2), (3,2,2,2), (4,4,4,4), (4,4,4,3), (4,4,3,3), (4,3,3 , 3), etc., and so on; and in the various combinations listed above, it is only necessary to add a conductive metal such as copper particles with a relative thickness to the crystal group with less stacking, which is even more difficult. The most flexible feature of the invention.

上述組合中如因封裝尺寸(package)限制,實際電性需求並不需要足2N個晶組組合時,則不足之晶組可以相應厚度之導電金屬(如銅粒等)取代之即可,例如於上述(2,2,2,0)中之0疊層晶組的相應位置改以相應厚度之導電金屬(如銅粒等)代之。 In the above combination, if the package size (package) is limited, and the actual electrical requirements do not require a full 2N crystal group combination, the insufficient crystal group can be replaced by a conductive metal (such as copper particles, etc.) with a corresponding thickness, for example In the above (2,2,2,0), the corresponding position of the 0 stack crystal group is replaced by a conductive metal (such as copper particles, etc.) of corresponding thickness.

依本發明所構裝之元件具備以下特色: The components constructed according to the present invention have the following characteristics:

1)採2N組晶組構裝,確保元件之二電極在同一面。 1) Use 2N crystal group structure to ensure that the two electrodes of the component are on the same side.

2)因採用了(2N-1)個上下導接板,可更有效散熱,強化元件特性,適合高功率、高電壓之整流/保護型等二極體元件之構裝。 2) Due to the use of (2N-1) upper and lower guide plates, it can more effectively dissipate heat and strengthen the component characteristics, which is suitable for the configuration of high-power, high-voltage rectifier / protection diode components.

3)因直接以兩端晶組之頂面加置對外導接電極板,除可簡化製程,並可縮小元件之體積。 3) Since external conductive electrode plates are directly added to the top surfaces of the crystal groups at both ends, in addition to simplifying the manufacturing process, the component size can be reduced.

4)各元件之晶組數及各晶組之層數可依各元件之電性需求及其封裝Package之要求做彈性組裝設計。 4) The number of crystal groups of each component and the number of layers of each crystal group can be flexibly assembled according to the electrical requirements of each component and the requirements of its packaging package.

5)各元件之各晶組間可依電性需求做各種不同極向組合,亦可於各晶組中做不同類別晶粒與不同極向組合。 5) The various crystal groups of each component can be combined in different polar directions according to electrical requirements, and different types of crystal grains and different polar combinations can be made in each crystal group.

6)相對於一般構裝製程,可有效降低成本。 6) Compared with the general assembly process, it can effectively reduce costs.

由上述之多段式雙串聯多晶組結構之構裝方式尚可推演並運用於將至少一並聯組合之晶組(將二晶組並聯後視為另一新晶組)與至少一單晶組之串聯結構上,由此所構裝之元件包含了多個單晶組之內部串聯、至少二單晶組之並聯而組成一新晶組、及此一新晶組與至少一單晶組之多段式串聯的串並串多段式雙串聯多晶組結構,參考第十八圖所示,餘類推。 The structure of the multi-segment double-tandem polycrystalline structure structure can be deduced and applied to the combination of at least one parallel crystal group (the two crystal groups are regarded as another new crystal group in parallel) and at least one single crystal group In the tandem structure, the component thus constructed includes a plurality of single crystal groups connected in series, at least two single crystal groups connected in parallel to form a new crystal group, and the new crystal group and at least one single crystal group. Multi-parallel series-parallel-serial multi-segment dual-tandem polycrystalline group structure, as shown in Figure 18, and so on.

配合上述說明,以下列舉出本創作中N≦2,層數≦2之部分實施例,並配合圖式說明於後。 In conjunction with the above description, some examples of N ≦ 2 and the number of layers ≦ 2 in this creation are listed below, and described later with drawings.

10‧‧‧第一晶組 10‧‧‧The first crystal group

10A‧‧‧新第一晶組 10A‧‧‧New First Crystal Group

20‧‧‧第2N晶組 20‧‧‧ 2N crystal group

11‧‧‧錫材 11‧‧‧ Tin

12、22‧‧‧電極板 12, 22‧‧‧ electrode plate

30‧‧‧下導板 30‧‧‧ lower guide

31‧‧‧第一下導板 31‧‧‧First lower guide

32‧‧‧第二下導板 32‧‧‧ Second lower guide

33‧‧‧上導板 33‧‧‧ Upper guide

40‧‧‧絕緣物質 40‧‧‧Insulation

50‧‧‧第一電極 50‧‧‧first electrode

60‧‧‧第二電極 60‧‧‧Second electrode

80‧‧‧第三晶組 80‧‧‧ third crystal group

90‧‧‧第四晶組 90‧‧‧ fourth crystal group

100‧‧‧任一晶組 100‧‧‧ Any crystal group

300‧‧‧銅粒 300‧‧‧ Copper pellets

第一圖:本發明第一實施例採用單向雙晶組(1,1)的結構示意圖。 First diagram: A schematic structural diagram of a first embodiment of the present invention using a unidirectional dual crystal group (1,1).

第二圖:本發明採用單向雙晶組雙疊層(2,2)的結構示意圖。 Second figure: A schematic diagram of the structure of the present invention using a unidirectional dual crystal group dual stack (2, 2).

第三圖:本發明採用單向四晶組(1,1,1,1)的結構示意圖。 Third figure: The structure diagram of the present invention using a unidirectional four-crystal group (1,1,1,1).

第四圖:本發明採用單向四晶組雙疊層(2,2,2,2)的結構示意圖。 Fourth figure: The present invention uses a unidirectional four-crystal group dual stack (2,2,2,2).

第五圖:本發明第二實施例採用雙向雙晶組(1,1)的結構示意圖。 Fifth Figure: A schematic structural diagram of a bidirectional dual crystal group (1, 1) according to a second embodiment of the present invention.

第六圖:本發明採用雙向雙晶組雙疊層(2,2)的結構示意圖。 FIG. 6 is a schematic structural diagram of the present invention using a bidirectional dual crystal group and a double stack (2, 2).

第七圖:本發明採用雙向四晶組(1,1,1,1)的結構示意圖。 Figure 7: Schematic diagram of the present invention using a bidirectional four-crystal group (1,1,1,1).

第八圖:本發明採用雙向四晶組雙疊層(2,2,2,2)的結構示意圖。 Eighth diagram: The present invention uses a bidirectional four-crystal group dual stack (2,2,2,2).

第九圖:本發明四晶組方型排列方式俯視示意圖。 Ninth figure: A schematic plan view of a square crystal arrangement of a four-crystal group according to the present invention.

第十圖:本發明中雙晶組(2,1)組合中第二晶組少一層並以銅粒取代的結構示意圖。 Tenth figure: A schematic diagram of a structure in which the second crystal group of the double crystal group (2,1) in the present invention has one less layer and is replaced with copper particles.

第十一圖:本發明中四晶組(2,2,2,1)組合中第四晶組少一層並以銅粒取代的結構示意圖。 Figure 11: A schematic diagram of a structure in which the fourth crystal group in the four-crystal group (2, 2, 2, 1) combination of the present invention has one less layer and is replaced with copper particles.

第十二圖:本發明中四晶組(2,2,1,1)組合中第三與第四晶組各少一層並各以銅粒取代的結構示意圖。 Twelfth figure: A schematic structural diagram of the third and fourth crystal groups in the four-crystal group (2,2,1,1) combination in the present invention each having one layer less and each being replaced by copper particles.

第十三圖:本發明中四晶組(2,1,1,2)組合中第二與第三晶組各少一層並各以銅粒取代的結構示意圖。 Thirteenth figure: The schematic diagram of the structure of the second crystal group and the third crystal group in the four-crystal group (2,1,1,2) combination in the present invention is replaced by copper particles.

第十四圖:本發明中四晶組(1,1,1,0)組合中第四晶組為0層並以銅粒取代的結構示意圖。 Fourteenth figure: The schematic diagram of the fourth crystal group in the combination of the four crystal group (1,1,1,0) in the present invention is 0 layer and is replaced by copper particles.

第十五圖:本發明中四晶組(2,2,2,0)組合中第四晶組為0層並以雙層銅粒取代的結構示意圖。 Figure 15: Schematic diagram of the structure of the fourth crystal group of the four-crystal group (2,2,2,0) in the present invention with 0 layers and being replaced by double-layer copper particles.

第十六圖:本發明採用不同極向之雙晶組(2,2)組合的結構示意圖。 Figure 16: Schematic diagram of the present invention using a combination of dual crystal groups (2, 2) with different polar orientations.

第十七圖:本發明採用不同極向之雙層四晶組(2,2,2,2)組合的結構示意圖。 Figure 17: Schematic diagram of the combination of two-layer four-crystal groups (2, 2, 2, 2) with different polar orientations of the present invention.

第十八圖:本發明將二雙層晶組並聯後與另一雙層晶組串聯((2,2),2)組合的結構示意圖。 Figure 18: Schematic diagram of the present invention combining two double-layer crystal groups in parallel with another double-layer crystal group in series (( 2 , 2), 2).

如第一圖至第四圖所示,係本發明雙串聯多段式多晶組結構之功率型等二極體元件,N≦2,層數≦2之示例,第一圖:(1,1)為N=1,2N=2,層數=1,單向雙晶組之構裝,係將一第一晶組10以及一第二(2N=2,下同省略標註)晶組20配置在一下導板30之上;其中該第一晶組10及第二晶組20底面分別與一下導板30以錫材11電性連接,頂面分別設置有一電極板12、22,且第一晶組10及第二晶組20的外周圍以及彼此之間填充有絕緣物質40,使第一晶組10及第二晶組20頂面的電極板12、22彼此絕緣隔離,以供作外部電路連接的第一電極50及第二電極60,如此,一完整之二極體元件之迴路與構裝即告完成;本實施例中的二個晶組之電性可以是相同 類型亦可為不相同類型。 As shown in the first graph to the fourth graph, this is an example of a power type diode element of the dual series multi-segment polycrystalline structure of the present invention, N ≦ 2, and the number of layers ≦ 2. The first graph: (1,1 ) Is the configuration of N = 1, 2N = 2, number of layers = 1, and one-way dual crystal group. A first crystal group 10 and a second (2N = 2, the same as the following are omitted) crystal group 20 are configured. Above the lower guide plate 30; wherein the bottom surface of the first crystal group 10 and the second crystal group 20 are electrically connected to the lower guide plate 30 with tin material 11, respectively, and the top surfaces are respectively provided with electrode plates 12, 22, and the first The outer periphery of the crystal group 10 and the second crystal group 20 and each other are filled with an insulating substance 40, so that the electrode plates 12, 22 on the top surfaces of the first crystal group 10 and the second crystal group 20 are insulated from each other for external use. The first electrode 50 and the second electrode 60 connected to the circuit are completed. In this way, the circuit and configuration of a complete diode element are completed. The electrical properties of the two crystal groups in this embodiment may be the same type or Not the same type.

第二圖所示:(2,2)為N=1,2N=2,層數=2,單向雙晶組之構裝例,第一晶組10及第二晶組20分別為單向雙疊層晶組,頂面分別與一電極板12、22以錫材11連接,且彼此底面的電氣連接面為不同極向,分別與一下導板30以錫材11連接,並將第一、第二電極50、60除外之各晶組間及其外圍填入絕緣物質40,一完整二極體元件迴路與構裝即完成。 As shown in the second figure: (2, 2) is a configuration example of N = 1, 2N = 2, number of layers = 2, and a unidirectional dual crystal group. The first crystal group 10 and the second crystal group 20 are unidirectional, respectively. The double-layered crystal group has a top surface connected to an electrode plate 12 and 22 with tin material 11 respectively, and the electrical connection surfaces of the bottom surfaces of the two stacked layers are different polar directions, and are respectively connected to the lower guide plate 30 with tin material 11 and the first The insulating material 40 is filled between the crystal groups except the second electrodes 50 and 60 and the periphery thereof, and a complete diode element circuit and assembly are completed.

如第三圖所示:(1,1,1,1)為N=2,2N=4,層數=1,單向四晶組單向構裝,第一晶組10與第二晶組80之底面分別與第一下導板31以錫材11連接;第三晶組90與第四晶組20底面分別與該第二下導板32以錫材連接;第二晶組80與第三晶組90之頂面之間有一上導板33以錫材11連接;第一晶組10與第四晶組(2N=4,下同省略標註)20之頂面各置一電極板12、22;再將第一、第二電極50、60除外之各晶組間及其外圍填入絕緣物質40後,即完成一完整二極體元件迴路與構裝。 As shown in the third figure: (1,1,1,1) is N = 2, 2N = 4, number of layers = 1, unidirectional four-crystal group unidirectional configuration, the first crystal group 10 and the second crystal group The bottom surface of 80 is connected with the first lower guide plate 31 by the tin material 11; the bottom surface of the third crystal group 90 and the fourth crystal group 20 are connected with the second lower guide plate 32 by the tin material; the second crystal group 80 and the first An upper guide plate 33 is connected between the top surfaces of the three crystal group 90 with a tin material 11; an electrode plate 12 is disposed on each of the top surfaces of the first crystal group 10 and the fourth crystal group (2N = 4, same abbreviation). After filling the insulating material 40 between the crystal groups except the first and second electrodes 50 and 60 and the periphery thereof, a complete diode element circuit and structure are completed.

如第四圖所示(2,2,2,2)為N=2,層數=2,2N=4,為單向雙層四晶組之單向構裝實施例,第一晶組10及第二晶組80底面與第一下導板31以錫材11連接;第二下導板32與第三晶組90及第四晶組20底面以錫材11連接;而上導板33則跨接於第二晶組80與第三晶組90的頂面之間並以錫材11連接;第一晶組10及第四晶組20之頂面各置一電極板12、22;將第一、第二電極50、60除外之晶組間及其外圍再填入絕緣物質40,即完成一完整二極體元件迴路與構裝。 As shown in the fourth figure (2,2,2,2) is N = 2, the number of layers = 2, 2N = 4, which is a unidirectional configuration embodiment of a unidirectional double-layer four-crystal group, the first crystal group 10 And the bottom surface of the second crystal group 80 is connected with the first lower guide plate 31 by the tin material 11; the bottom surface of the second lower guide plate 32 is connected with the bottom surface of the third crystal group 90 and the fourth crystal group 20 by the tin material 11; and the upper guide plate 33 is It is connected between the top surface of the second crystal group 80 and the third crystal group 90 and is connected with the tin material 11; the top surfaces of the first crystal group 10 and the fourth crystal group 20 are each provided with electrode plates 12, 22; Filling the crystal group except the first and second electrodes 50 and 60 and the periphery thereof with an insulating substance 40 completes a complete diode element circuit and structure.

第五塗到第八圖所示為全部晶組皆採用雙向電性功能的晶組為例,與第一到第四圖所示的實施例不同處,在於全部是雙向電性功能的晶組構裝成一具完全雙向功能之二極體元件,因所有晶組及各晶組內的各個晶粒均為雙向,所以組裝時無須分辨各晶粒或晶組之極向,更為簡易;例如: The fifth to eighth figures show the crystal groups in which all the crystal groups use bidirectional electrical functions as an example. The difference from the embodiments shown in the first to fourth figures is that all the crystal groups are bidirectional electrical functions. It is constructed as a diode element with full bidirectional function. Since all crystal groups and each crystal grain in each crystal group are bidirectional, it is easier to assemble without distinguishing the orientation of each crystal grain or crystal group; for example, :

第五圖對應第一圖,其中第五圖(1,1),N=1,2N=2,雙向單層雙晶組,除第一晶組10及第二(2N=2)晶組20底面及頂面均為相同極向外,其第一晶組10及第二(2N=2)晶組20頂面與二電極板12、22之 連接方式及第一晶組10及第二(2N=2)晶組20之底面與下導板30的連接方式均與第一圖例相同。 The fifth picture corresponds to the first picture, where the fifth picture (1,1), N = 1, 2N = 2, bidirectional single-layer double crystal group, except for the first crystal group 10 and the second (2N = 2) crystal group 20 The bottom surface and the top surface are the same with the poles facing outward. The connection between the top surface of the first crystal group 10 and the second (2N = 2) crystal group 20 and the two electrode plates 12, 22 and the first crystal group 10 and the second ( 2N = 2) The connection manner between the bottom surface of the crystal group 20 and the lower guide plate 30 is the same as that of the first example.

第六圖對應第二圖,其中除第一晶組10及第二(2N=2)晶組20底面及頂面均為相同極向,第一晶組10及第二(2N=2)晶組20頂面與二電極板12、22之連接方式及第一晶組10及第二(2N=2)晶組20之底面與下導板30的連接方式均與第二圖例相同。 The sixth figure corresponds to the second figure, in which the first crystal group 10 and the second (2N = 2) crystal group 20 have the same polar orientation except that the bottom surface and the top surface of the first crystal group 10 and the second (2N = 2) crystal group 20 have the same polarity. The connection manner between the top surface of the group 20 and the two electrode plates 12, 22 and the connection manner between the bottom surface of the first crystal group 10 and the second (2N = 2) crystal group 20 and the lower guide plate 30 are the same as those in the second illustration.

第七圖以及第八圖則對應第三及第四圖,除各晶組均為雙向晶組之不同外,其二電極板12、22分別與第一晶組10、第四晶組(2N=4)20的頂面連接、二下導板31、32與各對應晶組(第一晶組10與第二晶組80、第三晶組90與第四晶組20)之底面連接及一上導板33與相應之晶組(第二晶組80與第三晶組90)頂面連接之構裝方法均相同,在此不再贅述。 The seventh and eighth figures correspond to the third and fourth figures. Except that each crystal group is a bidirectional crystal group, the two electrode plates 12 and 22 are respectively the first crystal group 10 and the fourth crystal group (2N). = 4) 20 is connected to the top surface, the two lower guide plates 31, 32 are connected to the bottom surfaces of the corresponding crystal groups (the first crystal group 10 and the second crystal group 80, the third crystal group 90 and the fourth crystal group 20), and The method of connecting the upper guide plate 33 to the top surface of the corresponding crystal group (the second crystal group 80 and the third crystal group 90) is the same, which is not repeated here.

第九圖所示為N=2,2N=4之方形構裝俯視示意圖,第一晶組10、第二晶組80、第三晶組90及第四(2N=4)晶組20以方形配置,第一、二電極50、60之製作、各晶組之底面與各下導板31、32連接及各晶組之頂面與各上導板33連接之方式與上述第七圖例相同,因採取方形配置方式,故將第一、第二電極50、60並列在元件之同一側;依此類推,只要使2N個晶組之各晶組間形成一個串聯迴路之構裝即可。 The ninth figure shows a top view of a square structure with N = 2 and 2N = 4. The first crystal group 10, the second crystal group 80, the third crystal group 90, and the fourth (2N = 4) crystal group 20 are square. The configuration, the production of the first and second electrodes 50, 60, the bottom surface of each crystal group is connected to each of the lower guide plates 31, 32, and the top surface of each crystal group is connected to each of the upper guide plates 33 in the same way as in the seventh example above, Because of the square configuration, the first and second electrodes 50 and 60 are juxtaposed on the same side of the element; and so on, as long as a series circuit configuration is formed between each of the 2N crystal groups.

第十圖到第十三圖所示均為存有不同層數晶組之組合的示例:第十圖與第十一圖為各元件組合晶組中各有一組少一層晶粒之示例,其中少一層之晶粒位置均各以一銅粒300取代之;另,第十二圖與第十三圖為組成晶組中各有二組晶組各少一層晶粒,而各以一銅粒300取代之示例;餘依此類推。 The tenth to thirteenth diagrams are all examples of combinations of crystal groups with different layers. The tenth and eleventh diagrams are examples of each element combination crystal group having one less layer of crystal grains, of which The positions of the grains in the lower layer are each replaced by a copper grain 300. In addition, the twelfth and thirteenth diagrams are each composed of a crystal group with two crystal groups each having one less crystal grain, and each with one copper grain. Example replaced by 300; Yu and so on.

第十四圖、第十五圖為不足2N個晶組之示例,圖中為三個晶組與一個由銅粒300組成用以取代第四晶組(2N=4)20之組合(1,1,1,0)、(2,2,2,0),構裝方式與前述例相同,不再贅述;餘依此類推。 The fourteenth and fifteenth figures are examples of less than 2N crystal groups. In the figure, the combination of three crystal groups and one copper particle 300 to replace the fourth crystal group (2N = 4) 20 (1, 1,1,0), (2,2,2,0), the construction method is the same as the previous example, and will not be described again; the rest can be deduced by analogy.

第十六圖、第十七圖所示為不同極向晶組組合(2,2)、(2,2,2,2)之示例,構裝方式與前述例相同,不再贅述;餘依此類推。 Figures 16 and 17 show examples of different polar crystal group combinations (2,2) and (2,2,2,2). The construction method is the same as the previous example and will not be described again; Yu Yi And so on.

第十八圖為一第一晶組10與任一晶組100並聯成一新第一晶組10A再與一第二晶組(2N=2)20串聯((2,2),2)之示例((2,2)代表 由二雙層晶組並聯所形成之一新第一晶組10A):二雙層晶組先並聯(2,2)成一新第一晶組10A後再與另一雙層第二晶組20所構裝的((2,2),2)元件,其構裝方式與前述例相同,不再贅述;餘依此類推。 The eighteenth figure is an example in which a first crystal group 10 and any crystal group 100 are connected in parallel to form a new first crystal group 10A and then a second crystal group (2N = 2) 20 is connected in series (( 2 , 2), 2). (( 2,2 ) represents a new first crystal group 10A formed by paralleling two double-layer crystal groups): the two double-layer crystal groups are first connected in parallel ( 2,2 ) to form a new first crystal group 10A and then connected with the other The (( 2 , 2,), 2) element constructed by the double-layer second crystal group 20 has the same assembly method as the previous example, and will not be repeated; the rest may be deduced by analogy.

如同第一圖至第四圖示實施例所述,上述第五圖至第十八圖示實施例,在組裝完成後均需於各晶組間及其外圍填充絕緣物質40,並將第一晶組10及第2N晶組20之電極板12、22裸露在絕緣物質40的外部,做為與外部電路連接的第一電極50及第二電極60。 As described in the first to fourth illustrated embodiments, the fifth to eighteenth illustrated embodiments described above need to be filled with an insulating substance 40 between each crystal group and its periphery after assembly, and the first The electrode plates 12 and 22 of the crystal group 10 and the 2N crystal group 20 are exposed outside the insulating material 40 as the first electrode 50 and the second electrode 60 connected to an external circuit.

以上實施例說明及圖式所示,僅為本發明之部分實施例,並非以此侷限本發明之範圍;舉凡與發明之構造、裝置、特徵等近似或相雷同者,均應屬本發明申請專利範圍之內,謹此聲明。 The above embodiment descriptions and drawings are only part of the embodiments of the present invention, and are not intended to limit the scope of the present invention. Any similarity or similarity to the structure, device, features, etc. of the invention shall belong to the application of the present invention. Within the scope of the patent, I hereby declare.

Claims (6)

一種多段式雙串聯多晶組結構二極體元件,係包含2N個晶組,前(第1晶組)後(第2N組)二晶組之頂面分別配置一電極板為元件之第一、第二電極,N個下導板將2N個晶組之底面兩兩連接,(N-1)個上導板將前後二晶組除外的(2N-2)個晶組之頂面兩兩連接而形成一完整二極體元件結構,此元件結構除第一、第二電極之電極板外之晶組間及其外圍均填充絕緣物質。     A multi-segment dual tandem polycrystalline structure structure diode device includes 2N crystal groups, and an electrode plate is arranged on the top surface of the front (first crystal group) and rear (second N group) respectively as the first element. Second electrode: N lower guide plates connect the bottom surfaces of 2N crystal groups in pairs. (N-1) upper guide plates connect the top surfaces of (2N-2) crystal groups except the front and rear crystal groups. They are connected to form a complete diode element structure. The element structure is filled with insulating material between the crystal groups and the periphery of the element structure except the electrode plates of the first and second electrodes.     如請求項1所述之多段式雙串聯多晶組結構二極體元件,其中,該2N個晶組之每一晶組的電性類別可以是單一性(單一類別、全單向或全雙向);也可以每一晶組內組成之個別晶粒是多類別混合組合,且可以全同向組合,也可以正、反向交錯組合及將單向功能晶組與雙向功能晶組組合,所有組合結構均為多段式雙串聯結構。     The multi-segment dual tandem polycrystalline structure structure diode device according to claim 1, wherein the electrical type of each crystal group of the 2N crystal groups can be single (single type, all unidirectional or all bidirectional). ); It is also possible that the individual grains formed in each crystal group are a multi-type mixed combination, and can be combined in all directions, or can be combined in a forward and reverse direction, and a unidirectional functional crystal group and a bidirectional functional crystal group can be combined, all The combined structure is a multi-segment double series structure.     如請求項1所述之多段式雙串聯多晶組結構二極體元件,其中,該2N個晶組中任一晶組均可被另一並聯新晶組所取代而與其他晶組串聯,形成一包含串聯、並聯、多段式雙串聯晶組結構之元件。     The multi-segment dual series polycrystalline structure structure diode element according to claim 1, wherein any one of the 2N crystal groups can be replaced by another parallel new crystal group and connected in series with other crystal groups, Forms an element including a series, parallel, and multi-segment double-series crystal group structure.     如請求項1所述之多段式雙串聯多晶組結構二極體元件,其中,該2N個晶組之每個晶組均可依電性需求做垂直性調整或擴充,且各晶組之層數可以相同,也可依電性需求不同做不同層數及或不同類別組合,當各晶組間層數不同時,其晶組厚度差以相應厚度之銅粒等補充取代。     The multi-segment dual tandem polycrystalline structure structure diode device according to claim 1, wherein each of the 2N crystal groups can be vertically adjusted or expanded according to electrical requirements, and The number of layers can be the same, or different layer numbers or different types of combinations can be made according to different electrical requirements. When the number of layers between different crystal groups is different, the difference in the thickness of the crystal group is replaced by copper particles of the corresponding thickness.     如請求項3所述之多段式雙串聯多晶組結構二極體元件,其中,所述之各類組合中若因封裝尺寸要求限制,實際電性需求並不需要足2N個晶組組合時,則不足之晶組可以相應厚度之銅粒等取代之。     The multi-segment dual tandem polycrystalline structure diode device described in claim 3, wherein if the various types of combinations mentioned above are limited due to package size requirements, the actual electrical requirements do not require enough 2N crystal group combinations Insufficient crystal groups can be replaced by copper particles of corresponding thickness.     一種多段式雙串聯多晶組結構二極體元件,係包含2N個晶組,N個下導板,(N-1)個上導板,及置於第1個與第2N個組晶上方之2電極板,其中N≧1,而其構裝方法如下:1)將N個下導板置於所設計之製具上;2)將該2N個晶組依電氣特性規劃依序置於該N個下導板兩端上: 該N個下導板分別將2N個晶組自第1組起每兩晶組之底部以錫材連接;3)將(N-1)個上導板置於對應之晶組頂面:於該(N-1)個上導板分別置於扣除第1與第2N晶組外的(2N-2)個晶組之頂部,並自第2組起每兩晶組之頂部以錫材連接;4)將二電極板分別以錫材與第1個晶組及第2N個晶組之上方頂部電極面連結;5)將第一電極及第二電極外露外,其餘各部之間及其外圍均填充透明或不透明絕緣物質。     A multi-segment dual tandem polycrystalline structure diode device includes 2N crystal groups, N lower guide plates, (N-1) upper guide plates, and is placed above the first and 2N group crystals. The 2 electrode plates, where N ≧ 1, and its construction method is as follows: 1) N lower guide plates are placed on the designed jig; 2) The 2N crystal groups are sequentially placed according to the electrical characteristics plan On the two ends of the N lower guide plates: The N lower guide plates respectively connect 2N crystal groups from the first group with the bottom of every two crystal groups with tin; 3) the (N-1) upper guide plates Placed on the top surface of the corresponding crystal group: the (N-1) upper guides are placed on top of the (2N-2) crystal group excluding the first and 2N crystal groups, and starting from the second group The top of every two crystal groups is connected by tin material; 4) the two electrode plates are connected with the top electrode surface above the first crystal group and the 2N crystal group by tin material respectively; 5) the first electrode and the second electrode Exposed, the other parts and their periphery are filled with transparent or opaque insulating substances.    
TW107112928A 2018-04-16 2018-04-16 Multi-stage dual-series polycrystalline group structure diode element TWI716680B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW107112928A TWI716680B (en) 2018-04-16 2018-04-16 Multi-stage dual-series polycrystalline group structure diode element
CN201910239045.7A CN110391214A (en) 2018-04-16 2019-03-27 Multisection type two-in-series polycrystalline group structure diodes element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107112928A TWI716680B (en) 2018-04-16 2018-04-16 Multi-stage dual-series polycrystalline group structure diode element

Publications (2)

Publication Number Publication Date
TW201944600A true TW201944600A (en) 2019-11-16
TWI716680B TWI716680B (en) 2021-01-21

Family

ID=68284875

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107112928A TWI716680B (en) 2018-04-16 2018-04-16 Multi-stage dual-series polycrystalline group structure diode element

Country Status (2)

Country Link
CN (1) CN110391214A (en)
TW (1) TWI716680B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114664926A (en) * 2022-03-30 2022-06-24 电子科技大学 Power semiconductor device structure

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7999369B2 (en) * 2006-08-29 2011-08-16 Denso Corporation Power electronic package having two substrates with multiple semiconductor chips and electronic components
JP5245485B2 (en) * 2008-03-25 2013-07-24 富士電機株式会社 Manufacturing method of semiconductor device
TWI479652B (en) * 2012-12-24 2015-04-01 Ind Tech Res Inst Thin film light emitting diode device
TWI651830B (en) * 2015-02-17 2019-02-21 立昌先進科技股份有限公司 Multifunctinal miniaturized smd electronic components and process for manufacturing the same
CN104637914B (en) * 2015-02-28 2018-02-13 立昌先进科技股份有限公司 Multifunction surface adhesive type electronic building brick and its preparation method
TW201822322A (en) * 2016-12-09 2018-06-16 美麗微半導體股份有限公司 Flip-chip package rectification/protection diode element with multiple chip stacks capable of reducing the height of diode element and extending the number of flip-chips based on voltage resistance requirements
TWM573515U (en) * 2018-04-16 2019-01-21 吳文湖 Multi-stage dual series-connection multi-chip structure diode component

Also Published As

Publication number Publication date
CN110391214A (en) 2019-10-29
TWI716680B (en) 2021-01-21

Similar Documents

Publication Publication Date Title
TWI321330B (en) Monolithic capacitor
US10249551B2 (en) Electronic component having a heat-sink thermally coupled to a heat-spreader
KR102004770B1 (en) Composite electronic component and board for mounting the same
CN103000608B (en) Chip packaging structure of a plurality of assemblies
TW201631736A (en) Multifunctional miniaturized SMD electronic components and process for manufacturing the same
US20210296213A1 (en) Package structure for power converter and manufacture method thereof
KR102097330B1 (en) Composite electronic component and board for mounting the same
US20220149738A1 (en) Power module and manufacturing method thereof
US9508677B2 (en) Chip package assembly and manufacturing method thereof
US9679700B2 (en) Capacitor module and power conversion device
CN103021989B (en) Multiple-component chip packaging structure
US10102976B2 (en) Multilayer capacitor
TWM573515U (en) Multi-stage dual series-connection multi-chip structure diode component
TW201944600A (en) Multi-stage dual-series multiple die sets structure diode component suitable for the assembly of components such as small volume, high power and high voltage-resistance rectifier diodes or surge suppression protection type diodes
US9379088B2 (en) Stacked package of voltage regulator and method for fabricating the same
CN214705925U (en) Rectifier bridge with small size and voltage shock resistance
JP2007250916A (en) Semiconductor device and manufacturing method therefor
CN210325794U (en) High-voltage-resistance ultrafast-recovery semiconductor component with transient voltage suppression function
US20180166367A1 (en) Flip-chip packaging diode with a multichip structure
US8520403B2 (en) Multi-layer semiconductor element package structure with surge protection function
WO2015124520A1 (en) Led circuit with surge protection
CN107946075A (en) Stacked capacitor
WO2016009712A1 (en) Solar cell module and solar cell module manufacturing method
JP2014127553A (en) Solar battery, and solar battery manufacturing method
WO2017025043A1 (en) Port protection circuit integrated package