TW201924497A - Radio frequency printed circuit board and method for manufacturing the same - Google Patents

Radio frequency printed circuit board and method for manufacturing the same Download PDF

Info

Publication number
TW201924497A
TW201924497A TW106146645A TW106146645A TW201924497A TW 201924497 A TW201924497 A TW 201924497A TW 106146645 A TW106146645 A TW 106146645A TW 106146645 A TW106146645 A TW 106146645A TW 201924497 A TW201924497 A TW 201924497A
Authority
TW
Taiwan
Prior art keywords
hole
signal
layer
circuit
signal line
Prior art date
Application number
TW106146645A
Other languages
Chinese (zh)
Other versions
TWI665945B (en
Inventor
胡先欽
鍾福偉
何明展
張昕
Original Assignee
大陸商鵬鼎控股(深圳)股份有限公司
大陸商宏啟勝精密電子(秦皇島)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商鵬鼎控股(深圳)股份有限公司, 大陸商宏啟勝精密電子(秦皇島)有限公司 filed Critical 大陸商鵬鼎控股(深圳)股份有限公司
Publication of TW201924497A publication Critical patent/TW201924497A/en
Application granted granted Critical
Publication of TWI665945B publication Critical patent/TWI665945B/en

Links

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

The present disclosure relates to a radio frequency printed circuit board. The radio frequency printed circuit board includes a first circuit substrate and a second circuit substrate formed on the first circuit substrate. The first circuit substrate includes a first conductive circuit layer. The first conductive circuit layer includes a first radio frequency signal circuit. The second circuit substrate includes a third conductive circuit layer. The third conductive circuit layer includes a second radio frequency signal circuit. The radio frequency printed circuit board further includes at least one grounding hole. The grounding hole is a sidewall plating hole. The first radio frequency signal circuit and the second radio frequency signal circuit avoid the grounding hole. The present disclosure further relates to a method for manufacturing the radio frequency printed circuit board.

Description

射頻電路板及其製作方法Radio frequency circuit board and manufacturing method thereof

本發明涉及一種印刷電路板技術,尤其涉及一種射頻電路板及其製作方法。The invention relates to a printed circuit board technology, in particular to a radio frequency circuit board and a manufacturing method thereof.

高頻傳輸的信號線路信號衰減主要來自於介質損耗引起的衰減,其中,介質損耗與介質損耗因數與相對介電常數呈正比。業內射頻電路板的普遍製作方法是採用液晶高分子聚合物(Liquid Crystal Polymer,LCP)、鐵氟龍(Teflon)或低相對介電常數純膠等作為包覆射頻信號線的基材層。但上述材料的介質損耗依然比較大,導致採用上述材料製成的電路板的傳輸線具有較大的信號衰減。The attenuation of the signal line signal transmitted at high frequency mainly comes from the attenuation caused by the dielectric loss, wherein the dielectric loss and the dielectric loss factor are proportional to the relative dielectric constant. The common method for manufacturing the RF circuit board in the industry is to use liquid crystal polymer (LCP), Teflon or low relative dielectric constant pure glue as the substrate layer for coating the RF signal line. However, the dielectric loss of the above materials is still relatively large, resulting in a large signal attenuation of the transmission line of the circuit board made of the above materials.

在現有技術常採用低介質損耗的材料作為包覆射頻信號線的基材層,並使得多根射頻信號線水準排布,相鄰的射頻信號線之間通過設置接地孔來提高隔離度。如此完成的射頻電路板的厚度薄且可以同時依次完成多根射頻線的製作,製作工藝簡單,使用普通的電路板製作流程即可完成。In the prior art, a material with low dielectric loss is often used as a substrate layer for covering a radio frequency signal line, and a plurality of RF signal lines are arranged at a level, and a grounding hole is provided between adjacent RF signal lines to improve isolation. The thus completed RF circuit board has a thin thickness and can simultaneously complete the fabrication of a plurality of RF lines, and the manufacturing process is simple, and can be completed by using an ordinary circuit board manufacturing process.

但是,由於相鄰的射頻信號線之間是水準排布的且射頻信號線之間需布接地孔進行隔離,導致射頻電路板的寬度遠遠大於傳統同軸射頻電路板的寬度。However, since the adjacent RF signal lines are horizontally arranged and the RF signal lines are separated by a grounding hole, the width of the RF circuit board is much larger than the width of the conventional coaxial RF circuit board.

有鑑於此,本發明提供一種具有外形較小的射頻電路板及其製作方法。In view of this, the present invention provides a radio frequency circuit board having a small outer shape and a manufacturing method thereof.

一種射頻電路板,該射頻電路板至少包括一第一電路基板及一形成在該第一電路基板上的第二電路基板,該第一電路基板包括一第一導電線路層,該第一導電線路層包括一第一射頻信號線,該第二電路基板包括一第三導電線路層,該第三導電線路層包括一第二射頻信號線,該射頻電路板還包括至少一接地孔,至少一該接地孔為一側壁電鍍孔,該第一射頻信號線及該第二射頻信號線分別弧形避讓每層的該接地孔。A radio frequency circuit board comprising at least a first circuit substrate and a second circuit substrate formed on the first circuit substrate, the first circuit substrate comprising a first conductive circuit layer, the first conductive circuit The layer includes a first RF signal line, the second circuit substrate includes a third conductive circuit layer, the third conductive circuit layer includes a second RF signal line, and the RF circuit board further includes at least one grounding hole, at least one of the The grounding hole is a sidewall plating hole, and the first RF signal line and the second RF signal line are respectively curved to avoid the grounding hole of each layer.

進一步地,至少一該接地孔電連接該第一電路基板及該第二電路基板。Further, at least one of the ground holes electrically connects the first circuit substrate and the second circuit substrate.

進一步地,至少一該接地孔為正常接地孔的一部分,每個該接地孔的孔徑小於正常接地孔的孔徑。Further, at least one of the ground holes is a part of a normal ground hole, and each of the ground holes has a smaller aperture than the normal ground hole.

進一步地,該射頻電路板還包括一形成在該第二電路基板的外表面的第四電路基板,該第四電路基板包括一第七導電線路層,該第七導電線路層的一端至少包括一第一信號輸入端子及一第二信號輸入端子,該第七導電線路層的另一端至少包括一第一信號輸出端子及一第二信號輸出端子。Further, the RF circuit board further includes a fourth circuit substrate formed on an outer surface of the second circuit substrate, the fourth circuit substrate includes a seventh conductive circuit layer, and one end of the seventh conductive circuit layer includes at least one The first signal input terminal and a second signal input terminal, and the other end of the seventh conductive circuit layer includes at least a first signal output terminal and a second signal output terminal.

進一步地,該射頻電路板還包括至少一第一信號輸入孔、一第二信號輸入孔、一第一信號輸出孔及一第二信號輸出孔,該第一信號輸入孔電連接該第一射頻信號線及該第一信號輸入端子,該第一信號輸出孔電連接該第一射頻信號線及該第一信號輸出端子;該第二信號輸入孔電連接該第二射頻信號線及該第二信號輸入端子,該第二信號輸出孔電連接該第二射頻信號線及該第二信號輸出端子。Further, the RF circuit board further includes at least a first signal input hole, a second signal input hole, a first signal output hole and a second signal output hole, wherein the first signal input hole is electrically connected to the first RF a signal line and the first signal input terminal, the first signal output hole is electrically connected to the first RF signal line and the first signal output terminal; the second signal input hole is electrically connected to the second RF signal line and the second a signal input terminal, the second signal output hole is electrically connected to the second RF signal line and the second signal output terminal.

進一步地,相鄰的該接地孔間隔設置在該第一射頻信號線及該第二射頻信號線的兩邊。Further, the adjacent ground holes are spaced apart on both sides of the first RF signal line and the second RF signal line.

一種如上所述的射頻電路板的製作方法,包括如下步驟:提供第一電路基板及第二電路基板,並將該第二電路基板形成在該第一電路基板上;該第一電路基板包括一第一導電線路層,該第一導電線路層包括一第一射頻信號線,該第二電路基板包括一第三導電線路層,該第三導電線路層包括一第二射頻信號線;通過側壁電鍍的方式形成至少一接地孔,其中,該第一射頻信號線及該第二射頻信號線分別弧形避讓每層的該接地孔。A method for fabricating a radio frequency circuit board as described above, comprising the steps of: providing a first circuit substrate and a second circuit substrate, and forming the second circuit substrate on the first circuit substrate; the first circuit substrate comprises a a first conductive circuit layer, the first conductive circuit layer includes a first RF signal line, the second circuit substrate includes a third conductive circuit layer, the third conductive circuit layer includes a second RF signal line; The method forms at least one grounding hole, wherein the first RF signal line and the second RF signal line are respectively curved to avoid the grounding hole of each layer.

進一步地,採用側壁電鍍方式形成至少一該接地孔的步驟包括:採用電鍍方式形成至少一電鍍通孔,該電鍍通孔電連接該第一電路基板及該第二電路基板;移除該電鍍通孔的遠離該第一射頻信號線及該第二射頻信號線的一部分。Further, the step of forming at least one of the grounding holes by using the sidewall plating method comprises: forming at least one plated through hole by electroplating, the plated through hole electrically connecting the first circuit substrate and the second circuit substrate; removing the plating pass The hole is away from the first RF signal line and a portion of the second RF signal line.

進一步地,該射頻電路板還包括一形成在該第二電路基板的外表面上的第四電路基板,該第四電路基板包括一第七導電線路層,該第七導電線路層的一端包括至少一第一信號輸入端子及一第二信號輸入端子,該第七導電線路層的另一端包括至少一第一信號輸出端子及一第二信號輸出端子。Further, the RF circuit board further includes a fourth circuit substrate formed on an outer surface of the second circuit substrate, the fourth circuit substrate includes a seventh conductive circuit layer, and one end of the seventh conductive circuit layer includes at least one end a first signal input terminal and a second signal input terminal, and the other end of the seventh conductive circuit layer includes at least a first signal output terminal and a second signal output terminal.

進一步地,在形成該電鍍通孔的步驟的同時,還包括步驟:形成一第一信號輸入孔、一第二信號輸入孔、一第一信號輸出孔及一第二信號輸出孔,該第一信號輸入孔電連接該第一射頻信號線及該第一信號輸入端子,該第一信號輸出孔電連接該第一射頻信號線及該第一信號輸出端子;該第二信號輸入孔電連接該第二射頻信號線及該第二信號輸入端子,該第二信號輸出孔電連接該第二射頻信號線及該第二信號輸出端子。Further, the step of forming the plated through hole further includes the steps of: forming a first signal input hole, a second signal input hole, a first signal output hole, and a second signal output hole, the first The signal input hole is electrically connected to the first RF signal line and the first signal input terminal, the first signal output hole is electrically connected to the first RF signal line and the first signal output terminal; the second signal input hole is electrically connected to the The second RF signal line and the second signal input terminal are electrically connected to the second RF signal line and the second signal output terminal.

本發明提供的射頻電路板及其製作方法,通過射頻信號線的弧形避讓及採用孔徑小於正常接地孔的孔徑的側壁電鍍孔作為接地孔,從而減小了該接地孔的占地面積,進而達到縮小射頻電路板的外形的目的。The radio frequency circuit board provided by the invention and the manufacturing method thereof, the arc avoidance of the radio frequency signal line and the sidewall electroplating hole having the aperture smaller than the aperture of the normal grounding hole are used as the grounding hole, thereby reducing the floor space of the grounding hole, and further Achieve the purpose of reducing the shape of the RF circuit board.

為能進一步闡述本發明達成預定發明目的所採取的技術手段及功效,以下結合附圖1-14及較佳實施方式,對本發明提供的射頻電路板及其製作方法的具體實施方式、結構、特徵及其功效,作出如下詳細說明。The specific embodiments, structures, and features of the radio frequency circuit board and the manufacturing method thereof provided by the present invention are further described below in conjunction with FIGS. 1-14 and the preferred embodiments in order to further explain the technical means and functions of the present invention. And its efficacy, as detailed below.

本發明提供一種射頻電路板100。該射頻電路板100包括至少兩個包含有射頻信號線的電路基板及一個不包含射頻信號線但包含信號輸入端子及信號輸出端子的電路基板。為了便於對本案的射頻電路板的結構進行詳細說明,本案以包括三個包含有射頻信號線的電路基板作為具體實施例進行說明。The present invention provides a radio frequency circuit board 100. The RF circuit board 100 includes at least two circuit substrates including RF signal lines and a circuit substrate that does not include RF signal lines but includes signal input terminals and signal output terminals. In order to facilitate the detailed description of the structure of the radio frequency circuit board of the present invention, the present invention is described as a specific embodiment including three circuit boards including radio frequency signal lines.

請參閱圖1-3,在本實施例中,該射頻電路板100包括一第一電路基板110、一形成在該第一電路基板110表面上的第二電路基板120、一形成在該第二電路基板120表面上的第三電路基板130及一形成在第三電路基板130表面上的第四電路基板140。Referring to FIG. 1-3, in the embodiment, the RF circuit board 100 includes a first circuit substrate 110, a second circuit substrate 120 formed on a surface of the first circuit substrate 110, and a second circuit substrate 120 formed thereon. The third circuit substrate 130 on the surface of the circuit substrate 120 and a fourth circuit substrate 140 formed on the surface of the third circuit substrate 130.

在其他實施例中,該射頻電路板100還可以僅包括第一電路基板110、第二電路基板120及該第四電路基板140。In other embodiments, the RF circuit board 100 may further include only the first circuit substrate 110, the second circuit substrate 120, and the fourth circuit substrate 140.

在其他實施例中,該射頻電路板100還可以進一步包括第五電路基板、第六電路基板等。In other embodiments, the RF circuit board 100 may further include a fifth circuit substrate, a sixth circuit substrate, and the like.

具體地,該第一電路基板110包括一第一基材層11、一第一導電線路層14及一第二導電線路層15。該第一導電線路層14及該第二導電線路層15分別形成在該第一基材層11的相背兩表面上。Specifically, the first circuit substrate 110 includes a first substrate layer 11 , a first conductive circuit layer 14 , and a second conductive circuit layer 15 . The first conductive circuit layer 14 and the second conductive circuit layer 15 are respectively formed on opposite surfaces of the first substrate layer 11.

其中,該第一基材層11具有可撓性,該第一基材層11的材質可以為聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等材料中的一種。The first substrate layer 11 has flexibility, and the material of the first substrate layer 11 may be polyimide (PI) or polyethylene terephthalate (PET). Or polyethylene naphthalate (PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride (polyvinyl chloride) One of materials such as polymer, PVC).

其中,該第一導電線路層14包括至少一第一射頻信號線141。在本實施例中,該第一導電線路層14包括一條第一射頻信號線141。The first conductive circuit layer 14 includes at least one first RF signal line 141. In the embodiment, the first conductive circuit layer 14 includes a first RF signal line 141.

具體地,該第二電路基板120包括一第二基材層21、一第三導電線路層24及一第四導電線路層25。該第三導電線路層24及該第四導電線路層25分別形成在該第二基材層21的相背兩表面上。Specifically, the second circuit substrate 120 includes a second substrate layer 21, a third conductive circuit layer 24, and a fourth conductive circuit layer 25. The third conductive circuit layer 24 and the fourth conductive circuit layer 25 are respectively formed on opposite surfaces of the second substrate layer 21.

其中,該第二基材層21具有可撓性,該第二基材層21的材質可以為聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等材料中的一種。The second substrate layer 21 has flexibility. The material of the second substrate layer 21 may be polyimide (PI) or polyethylene terephthalate (PET). Or polyethylene naphthalate (PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride (polyvinyl chloride) One of materials such as polymer, PVC).

其中,該第三導電線路層24包括至少一第二射頻信號線241。在本實施例中,該第三導電線路層24包括一條第二射頻信號線241。The third conductive circuit layer 24 includes at least one second RF signal line 241. In the embodiment, the third conductive circuit layer 24 includes a second RF signal line 241.

具體地,該第三電路基板130包括一第三基材層31、一第五導電線路層34及一第六導電線路層35。該第五導電線路層34及該第六導電線路層35分別形成在該第三基材層31的相背兩表面上。Specifically, the third circuit substrate 130 includes a third substrate layer 31, a fifth conductive circuit layer 34, and a sixth conductive circuit layer 35. The fifth conductive wiring layer 34 and the sixth conductive wiring layer 35 are respectively formed on opposite surfaces of the third base material layer 31.

其中,該第三基材層31具有可撓性,該第三基材層31的材質可以為聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等材料中的一種。The third substrate layer 31 has flexibility, and the material of the third substrate layer 31 may be polyimide (PI) or polyethylene terephthalate (PET). Or polyethylene naphthalate (PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride (polyvinyl chloride) One of materials such as polymer, PVC).

其中,該第五導電線路層34包括至少一第三射頻信號線341。在本實施例中,該第五導電線路層34包括一條第三射頻信號線341。The fifth conductive circuit layer 34 includes at least one third RF signal line 341. In the embodiment, the fifth conductive circuit layer 34 includes a third RF signal line 341.

具體地,該第四電路基板140包括一第四基材層41及一形成在該第四基材層41一表面上的第七導電線路層42。Specifically, the fourth circuit substrate 140 includes a fourth substrate layer 41 and a seventh conductive circuit layer 42 formed on a surface of the fourth substrate layer 41.

其中,該第四基材層41具有可撓性,該第四基材層41的材質可以為聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等材料中的一種。The fourth base material layer 41 has flexibility, and the material of the fourth base material layer 41 may be polyimide (PI) or polyethylene terephthalate (PET). Or polyethylene naphthalate (PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride (polyvinyl chloride) One of materials such as polymer, PVC).

在本實施例中,該第七導電線路層42的一端包括一第一信號輸入端子421、一第二信號輸入端子422及一第三信號輸入端子423。在本實施例中,該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423呈品字形排布。其中,該第一信號輸入端子421及該第三信號輸入端子423位於一條直線上。In this embodiment, one end of the seventh conductive circuit layer 42 includes a first signal input terminal 421, a second signal input terminal 422, and a third signal input terminal 423. In this embodiment, the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423 are arranged in a shape of a character. The first signal input terminal 421 and the third signal input terminal 423 are located on a straight line.

在本實施例中,該第七導電線路層42的另一端包括一第一信號輸出端子424、一第二信號輸出端子425及一第三信號輸出端子426。其中,該第一信號輸出端子424、該第二信號輸出端子425及該第三信號輸出端子426分別與該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423鏡像對稱。In this embodiment, the other end of the seventh conductive circuit layer 42 includes a first signal output terminal 424, a second signal output terminal 425, and a third signal output terminal 426. The first signal output terminal 424, the second signal output terminal 425, and the third signal output terminal 426 are respectively coupled to the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423. Mirror symmetry.

在本實施例中,該射頻電路板100還包括第一信號輸入孔62、第二信號輸入孔63、第三信號輸入孔64、第一信號輸出孔65、第二信號輸出孔66及第三信號輸出孔67。In this embodiment, the RF circuit board 100 further includes a first signal input hole 62, a second signal input hole 63, a third signal input hole 64, a first signal output hole 65, a second signal output hole 66, and a third Signal output hole 67.

其中,該第一信號輸入孔62、該第二信號輸入孔63及該第三信號輸入孔64依次與該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423位置相對,該第一信號輸出孔65、該第二信號輸出孔66及該第三信號輸出孔67分別與該第一信號輸出端子424、該第二信號輸出端子425及該第三信號輸出端子426位置相對。The first signal input hole 62, the second signal input hole 63, and the third signal input hole 64 are sequentially connected to the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423. The first signal output hole 65, the second signal output hole 66, and the third signal output hole 67 are respectively opposite to the first signal output terminal 424, the second signal output terminal 425, and the third signal output terminal. The 426 position is opposite.

其中,該第一信號輸入孔62電連接該第二導電線路層15、該第一射頻信號線141及該第一信號輸入端子421。該第一信號輸出孔65電連接該第二導電線路層15、該第一射頻信號線141及該第一信號輸出端子424。The first signal input hole 62 is electrically connected to the second conductive circuit layer 15, the first RF signal line 141 and the first signal input terminal 421. The first signal output hole 65 is electrically connected to the second conductive circuit layer 15 , the first RF signal line 141 and the first signal output terminal 424 .

其中,該第二信號輸入孔63電連接該第二射頻信號線241及該第二信號輸入端子422。該第二信號輸出孔66電連接該第二射頻信號線241及該第二信號輸出端子425。The second signal input hole 63 is electrically connected to the second RF signal line 241 and the second signal input terminal 422. The second signal output hole 66 is electrically connected to the second RF signal line 241 and the second signal output terminal 425.

其中,該第三信號輸入孔64電連接該第三射頻信號線341及該第三信號輸出端子426該第三信號輸出孔67電連接該第三射頻信號線341及該第三信號輸出端子426。The third signal input hole 64 is electrically connected to the third RF signal line 341 and the third signal output terminal 426. The third signal output hole 67 is electrically connected to the third RF signal line 341 and the third signal output terminal 426. .

在本實施例中,該射頻電路板100還包括3個膠層50,3個該膠層50分別用於連接該第一電路基板110與該第二電路基板120、該第二電路基板120與該第三電路基板130及該第三電路基板130與該第四電路基板140。具體地,三個該膠層50分別面向該第一導電線路層14與該第四導電線路層25、該第三導電線路層24與該第六導電線路層35及該第五導電線路層34與該第四基材層41。In this embodiment, the RF circuit board 100 further includes three adhesive layers 50, and the three adhesive layers 50 are respectively connected to the first circuit substrate 110, the second circuit substrate 120, and the second circuit substrate 120. The third circuit substrate 130 and the third circuit substrate 130 and the fourth circuit substrate 140. Specifically, the three adhesive layers 50 face the first conductive circuit layer 14 and the fourth conductive circuit layer 25, the third conductive circuit layer 24, the sixth conductive circuit layer 35, and the fifth conductive circuit layer 34, respectively. And the fourth base material layer 41.

其中,該射頻電路板100還包括至少一接地孔61。The RF circuit board 100 further includes at least one grounding hole 61.

其中,至少一該接地孔61通過側壁電鍍形成且為正常接地孔的一部分,該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341分別弧形避讓每層的該接地孔61,以對該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341遮罩與接地。At least one of the grounding holes 61 is formed by sidewall plating and is a part of a normal grounding hole. The first RF signal line 141, the second RF signal line 241 and the third RF signal line 341 are respectively curved to avoid each layer. The grounding hole 61 is configured to cover and ground the first RF signal line 141, the second RF signal line 241, and the third RF signal line 341.

其中,相鄰的該接地孔61間隔設置在每層射頻信號線(該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341)的兩邊。The adjacent grounding holes 61 are spaced apart on both sides of each layer of the RF signal lines (the first RF signal line 141, the second RF signal line 241, and the third RF signal line 341).

其中,每個該接地孔61的孔徑大於0.5mm且小於正常接地孔的孔徑。The aperture of each of the grounding holes 61 is greater than 0.5 mm and smaller than the aperture of the normal grounding holes.

其中,至少一該接地孔61電連接該第二導電線路層15、該第四導電線路層25、該第六導電線路層35及該第七導電線路層42。At least one of the grounding holes 61 electrically connects the second conductive circuit layer 15, the fourth conductive circuit layer 25, the sixth conductive circuit layer 35, and the seventh conductive circuit layer 42.

另外,請參閱圖3,該射頻電路板100還包括一第一覆蓋膜層71及一第二覆蓋膜層72。其中,該第一覆蓋膜層71形成在該第七導電線路層42的外露表面上,該第二覆蓋膜層72形成在該第二導電線路層15的外露表面上。In addition, referring to FIG. 3 , the RF circuit board 100 further includes a first cover film layer 71 and a second cover film layer 72 . The first cover film layer 71 is formed on the exposed surface of the seventh conductive circuit layer 42 , and the second cover film layer 72 is formed on the exposed surface of the second conductive circuit layer 15 .

本發明還提供一種射頻電路板100的製作方法,包括如下步驟:The present invention also provides a method for fabricating a radio frequency circuit board 100, comprising the following steps:

第一步,請參閱圖4-12並結合圖1,提供一第一電路基板110、一第二電路基板120、一第三電路基板130、一第四電路基板140及三個膠層50並將該第一電路基板110、該第二電路基板120、該第三電路基板130及該第四電路基板140通過三個膠層50疊設在一起,從而形成一中間電路基板150。Referring to FIG. 4-12 and FIG. 1 together, a first circuit substrate 110, a second circuit substrate 120, a third circuit substrate 130, a fourth circuit substrate 140, and three adhesive layers 50 are provided. The first circuit substrate 110, the second circuit substrate 120, the third circuit substrate 130, and the fourth circuit substrate 140 are stacked by three adhesive layers 50 to form an intermediate circuit substrate 150.

其中,該第一電路基板110包括一第一基材層11、一第一導電線路層14及一第二導電線路層15。該第一導電線路層14及該第二導電線路層15分別形成在該第一基材層11的相背兩表面上。其中,該第一導電線路層14包括至少一第一射頻信號線141。在本實施例中,該第一導電線路層14包括一條第一射頻信號線141。The first circuit substrate 110 includes a first substrate layer 11 , a first conductive circuit layer 14 , and a second conductive circuit layer 15 . The first conductive circuit layer 14 and the second conductive circuit layer 15 are respectively formed on opposite surfaces of the first substrate layer 11. The first conductive circuit layer 14 includes at least one first RF signal line 141. In the embodiment, the first conductive circuit layer 14 includes a first RF signal line 141.

具體地,該第二電路基板120包括一第二基材層21、一第三導電線路層24及一第四導電線路層25。該第三導電線路層24及該第四導電線路層25分別形成在該第二基材層21的相背兩表面上。其中,該第三導電線路層24包括至少一第二射頻信號線241。在本實施例中,該第三導電線路層24包括一條第二射頻信號線241。Specifically, the second circuit substrate 120 includes a second substrate layer 21, a third conductive circuit layer 24, and a fourth conductive circuit layer 25. The third conductive circuit layer 24 and the fourth conductive circuit layer 25 are respectively formed on opposite surfaces of the second substrate layer 21. The third conductive circuit layer 24 includes at least one second RF signal line 241. In the embodiment, the third conductive circuit layer 24 includes a second RF signal line 241.

具體地,該第三電路基板130包括一第三基材層31、一第五導電線路層34及一第六導電線路層35。該第五導電線路層34及該第六導電線路層35分別形成在該第三基材層31的相背兩表面上。其中,該第五導電線路層34包括至少一第三射頻信號線341。在本實施例中,該第五導電線路層34包括一條第三射頻信號線341。Specifically, the third circuit substrate 130 includes a third substrate layer 31, a fifth conductive circuit layer 34, and a sixth conductive circuit layer 35. The fifth conductive wiring layer 34 and the sixth conductive wiring layer 35 are respectively formed on opposite surfaces of the third base material layer 31. The fifth conductive circuit layer 34 includes at least one third RF signal line 341. In the embodiment, the fifth conductive circuit layer 34 includes a third RF signal line 341.

具體地,該第四電路基板140包括一第四基材層41及一形成在該第四基材層41一表面上的第七導電線路層42。Specifically, the fourth circuit substrate 140 includes a fourth substrate layer 41 and a seventh conductive circuit layer 42 formed on a surface of the fourth substrate layer 41.

其中,在本實施例中,該第七導電線路層42的一端包括一第一信號輸入端子421、一第二信號輸入端子422及一第三信號輸入端子423。在本實施例中,該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423呈品字形排布。其中,該第一信號輸入端子421及該第三信號輸入端子423位於一條直線上。In this embodiment, one end of the seventh conductive circuit layer 42 includes a first signal input terminal 421, a second signal input terminal 422, and a third signal input terminal 423. In this embodiment, the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423 are arranged in a shape of a character. The first signal input terminal 421 and the third signal input terminal 423 are located on a straight line.

在本實施例中,該第七導電線路層42的另一端包括一第一信號輸出端子424、一第二信號輸出端子425及一第三信號輸出端子426。其中,該第一信號輸出端子424、該第二信號輸出端子425及該第三信號輸出端子426分別與該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423鏡像對稱。In this embodiment, the other end of the seventh conductive circuit layer 42 includes a first signal output terminal 424, a second signal output terminal 425, and a third signal output terminal 426. The first signal output terminal 424, the second signal output terminal 425, and the third signal output terminal 426 are respectively coupled to the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423. Mirror symmetry.

其中,3個該膠層50分別用於連接該第一電路基板110與該第二電路基板120、該第二電路基板120與該第三電路基板130及該第三電路基板130與該第四電路基板140。具體地,3個該膠層50分別面向該第一導電線路層14與該第四導電線路層25、該第三導電線路層24與該第六導電線路層35及該第五導電線路層34與該第四基材層41。The three adhesive layers 50 are respectively used to connect the first circuit substrate 110 and the second circuit substrate 120, the second circuit substrate 120 and the third circuit substrate 130, and the third circuit substrate 130 and the fourth The circuit substrate 140. Specifically, the three adhesive layers 50 face the first conductive circuit layer 14 and the fourth conductive circuit layer 25, the third conductive circuit layer 24, the sixth conductive circuit layer 35, and the fifth conductive circuit layer 34, respectively. And the fourth base material layer 41.

其中,請參閱圖4-5,該第一電路基板110的製備方法包括如下步驟:首先,請參閱圖4,提供一第一覆銅基板10,其中,該第一覆銅基板10包括一第一基材層11及形成在該第一基材層11相背兩表面上的一第一銅箔層12和第二銅箔層13;其次,請參閱圖5,分別將該第一銅箔層12及該第二銅箔層13製作形成該第一導電線路層14及該第二導電線路層15,從而形成該第一電路基板110。The method for preparing the first circuit substrate 110 includes the following steps: First, referring to FIG. 4, a first copper-clad substrate 10 is provided, wherein the first copper-clad substrate 10 includes a first a substrate layer 11 and a first copper foil layer 12 and a second copper foil layer 13 formed on opposite surfaces of the first substrate layer 11; secondly, please refer to FIG. 5, respectively, the first copper foil The layer 12 and the second copper foil layer 13 are formed to form the first conductive wiring layer 14 and the second conductive wiring layer 15 to form the first circuit substrate 110.

其中,請參閱圖6-7,該第二電路基板120的製備方法包括如下步驟:首先,請參閱圖6,提供一第二覆銅基板20,其中,該第二覆銅基板20包括一第二基材層21及形成在該第二基材層21相背兩表面上的一第三銅箔層22和第四銅箔層23;其次,請參閱圖5,分別將該第三銅箔層22及該第四銅箔層23製作形成該第三導電線路層24及該第四導電線路層25,從而形成該第二電路基板120。Referring to FIG. 6-7, the method for manufacturing the second circuit substrate 120 includes the following steps. First, referring to FIG. 6, a second copper-clad substrate 20 is provided. The second copper-clad substrate 20 includes a first a second substrate layer 21 and a third copper foil layer 22 and a fourth copper foil layer 23 formed on opposite surfaces of the second substrate layer 21; secondly, please refer to FIG. 5, respectively, the third copper foil The layer 22 and the fourth copper foil layer 23 are formed to form the third conductive wiring layer 24 and the fourth conductive wiring layer 25 to form the second circuit substrate 120.

其中,請參閱圖8-9,該第三電路基板130的製備方法包括如下步驟:首先,請參閱圖8,提供一第三覆銅基板30,其中,該第三覆銅基板30包括一第三基材層31及形成在該第三基材層31相背兩表面上的一第五銅箔層32和第六銅箔層33;其次,請參閱圖5,分別將該第五銅箔層32及該第六銅箔層33製作形成該第五導電線路層34及該第六導電線路層35,從而形成該第三電路基板130。The method for preparing the third circuit substrate 130 includes the following steps: First, referring to FIG. 8 , a third copper clad substrate 30 is provided, wherein the third copper clad substrate 30 includes a first a third base material layer 31 and a fifth copper foil layer 32 and a sixth copper foil layer 33 formed on opposite surfaces of the third base material layer 31; secondly, please refer to FIG. 5, respectively, the fifth copper foil The layer 32 and the sixth copper foil layer 33 are formed to form the fifth conductive wiring layer 34 and the sixth conductive wiring layer 35 to form the third circuit substrate 130.

其中,該第一導電線路層14、該第二導電線路層15、該第五導電線路層34、該第六導電線路層35及該第七導電線路層42均是通過影像轉移制程製作而成的。The first conductive circuit layer 14, the second conductive circuit layer 15, the fifth conductive circuit layer 34, the sixth conductive circuit layer 35, and the seventh conductive circuit layer 42 are all formed by an image transfer process. of.

第二步,請參閱圖13及圖1,形成至少一電鍍通孔60、一第一信號輸入孔62、一第二信號輸入孔63、一第三信號輸入孔64、一第一信號輸出孔65、一第二信號輸出孔66及一第三信號輸出孔67。In the second step, referring to FIG. 13 and FIG. 1 , at least one plated through hole 60 , a first signal input hole 62 , a second signal input hole 63 , a third signal input hole 64 , and a first signal output hole are formed. 65. A second signal output hole 66 and a third signal output hole 67.

其中,至少一該電鍍通孔60電連接該第二導電線路層15、該第四導電線路層25、該第六導電線路層35及該第七導電線路層42。該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341分別弧形避讓每層的該電鍍通孔60,以對該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341遮罩與接地。至少一該電鍍通孔60間隔設置在每層射頻信號線(該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341)的兩邊。The at least one plated through hole 60 is electrically connected to the second conductive circuit layer 15, the fourth conductive circuit layer 25, the sixth conductive circuit layer 35, and the seventh conductive circuit layer 42. The first RF signal line 141, the second RF signal line 241, and the third RF signal line 341 are arcuately circumvented by the plating via 60 of each layer to the first RF signal line 141 and the second RF. The signal line 241 and the third RF signal line 341 are masked and grounded. At least one of the plated through holes 60 is disposed on both sides of each of the RF signal lines (the first RF signal line 141, the second RF signal line 241, and the third RF signal line 341).

其中,該第一信號輸入孔62、該第二信號輸入孔63及該第三信號輸入孔64依次與該第一信號輸入端子421、該第二信號輸入端子422及該第三信號輸入端子423位置相對,該第一信號輸出孔65、該第二信號輸出孔66及該第三信號輸出孔67分別與該第一信號輸出端子424、該第二信號輸出端子425及該第三信號輸出端子426位置相對。The first signal input hole 62, the second signal input hole 63, and the third signal input hole 64 are sequentially connected to the first signal input terminal 421, the second signal input terminal 422, and the third signal input terminal 423. The first signal output hole 65, the second signal output hole 66, and the third signal output hole 67 are respectively opposite to the first signal output terminal 424, the second signal output terminal 425, and the third signal output terminal. The 426 position is opposite.

其中,該第一信號輸入孔62電連接該第二導電線路層15、該第一射頻信號線141及該第一信號輸入端子421。該第一信號輸出孔65電連接該第二導電線路層15、該第一射頻信號線141及該第一信號輸出端子424。The first signal input hole 62 is electrically connected to the second conductive circuit layer 15, the first RF signal line 141 and the first signal input terminal 421. The first signal output hole 65 is electrically connected to the second conductive circuit layer 15 , the first RF signal line 141 and the first signal output terminal 424 .

其中,該第二信號輸入孔63電連接該第二射頻信號線241及該第二信號輸入端子422。該第二信號輸出孔66電連接該第二射頻信號線241及該第二信號輸出端子425。The second signal input hole 63 is electrically connected to the second RF signal line 241 and the second signal input terminal 422. The second signal output hole 66 is electrically connected to the second RF signal line 241 and the second signal output terminal 425.

其中,該第三信號輸入孔64電連接該第三射頻信號線341及該第三信號輸出端子426該第三信號輸出孔67電連接該第三射頻信號線341及該第三信號輸出端子426。The third signal input hole 64 is electrically connected to the third RF signal line 341 and the third signal output terminal 426. The third signal output hole 67 is electrically connected to the third RF signal line 341 and the third signal output terminal 426. .

第三步,請參閱圖14,在該第七導電線路層42的外露表面上形成一第一覆蓋膜層71,在該第二導電線路層15的外露表面上形成一第二覆蓋膜層72。In the third step, referring to FIG. 14, a first cover film layer 71 is formed on the exposed surface of the seventh conductive circuit layer 42, and a second cover film layer 72 is formed on the exposed surface of the second conductive circuit layer 15. .

第四步,請參閱圖3,移除該電鍍通孔60的遠離射頻信號線(該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341)的一部分,從而形成接地孔61從而進一步形成該射頻電路板100。 具體地,可以通過機械切割或是鐳射方式移除該電鍍通孔60的遠離射頻信號線(該第一射頻信號線141、該第二射頻信號線241及該第三射頻信號線341)的一部分。The fourth step, referring to FIG. 3, removes a portion of the plated through hole 60 away from the RF signal line (the first RF signal line 141, the second RF signal line 241, and the third RF signal line 341), thereby The ground hole 61 is formed to further form the radio frequency circuit board 100. Specifically, part of the plated through hole 60 away from the radio frequency signal line (the first RF signal line 141, the second RF signal line 241, and the third RF signal line 341) may be removed by mechanical cutting or laser. .

具體地,信號從該第一信號輸入端子421進入該射頻電路板100,之後,該信號通過該第一信號輸入孔62進入該第一射頻信號線141,之後通過該第一信號輸出孔65將該信號從該第一信號輸出端子424輸出該射頻電路板100。Specifically, the signal enters the radio frequency circuit board 100 from the first signal input terminal 421, and then the signal enters the first radio frequency signal line 141 through the first signal input hole 62, and then passes through the first signal output hole 65. The signal is output from the first signal output terminal 424 to the radio frequency circuit board 100.

同理,信號從該第二信號輸入端子422進入該射頻電路板100,之後,該信號通過該第二信號輸入孔63進入該第二射頻信號線241,之後通過該第二信號輸出孔66將該信號從該第二信號輸出端子425輸出該射頻電路板100。Similarly, the signal enters the RF circuit board 100 from the second signal input terminal 422, and then the signal enters the second RF signal line 241 through the second signal input hole 63, and then passes through the second signal output hole 66. The signal outputs the RF circuit board 100 from the second signal output terminal 425.

同理,信號 從該第三信號輸入端子423進入該射頻電路板100,之後,該信號通過該第三信號輸入孔64進入該第三射頻信號線341,之後通過該第三信號輸出孔67將該信號從該第三信號輸出端子426輸出該射頻電路板100。Similarly, the signal enters the RF circuit board 100 from the third signal input terminal 423, and then the signal enters the third RF signal line 341 through the third signal input hole 64, and then passes through the third signal output hole 67. The signal outputs the RF circuit board 100 from the third signal output terminal 426.

本發明提供的射頻電路板100及其製作方法,通過射頻信號線的弧形避讓及採用孔徑小於正常接地孔的孔徑的側壁電鍍孔作為接地孔,從而減小了該接地孔的占地面積,進而達到縮小射頻電路板的外形的目的。The RF circuit board 100 and the manufacturing method thereof provide the ground avoidance through the arc avoidance of the RF signal line and the sidewall plating hole having the aperture smaller than the aperture of the normal ground hole, thereby reducing the footprint of the ground hole. In turn, the purpose of reducing the appearance of the RF circuit board is achieved.

以上所述,僅是本發明的較佳實施方式而已,並非對本發明任何形式上的限制,雖然本發明已是較佳實施方式揭露如上,並非用以限定本發明,任何熟悉本專業的技術人員,在不脫離本發明技術方案範圍內,當可利用上述揭示的技術內容做出些許更動或修飾為等同變化的等效實施方式,但凡是未脫離本發明技術方案內容,依據本發明的技術實質對以上實施方式所做的任何簡單修改、等同變化與修飾,均仍屬於本發明技術方案的範圍內。The above is only a preferred embodiment of the present invention, and is not intended to limit the scope of the present invention, although the present invention has been described above, and is not intended to limit the present invention, any person skilled in the art. The equivalents of the above-described technical contents may be modified or modified to equivalent changes without departing from the technical scope of the present invention, and the technical essence according to the present invention is not deviated from the technical scope of the present invention. Any simple modifications, equivalent changes and modifications made to the above embodiments are still within the scope of the technical solutions of the present invention.

100‧‧‧射頻電路板 100‧‧‧RF board

110‧‧‧第一電路基板 110‧‧‧First circuit board

10‧‧‧第一覆銅基板 10‧‧‧First copper-clad substrate

11‧‧‧第一基材層 11‧‧‧First substrate layer

12‧‧‧第一銅箔層 12‧‧‧First copper foil layer

13‧‧‧第二銅箔層 13‧‧‧Second copper foil layer

14‧‧‧第一導電線路層 14‧‧‧First conductive circuit layer

141‧‧‧第一射頻信號線 141‧‧‧First RF signal line

15‧‧‧第二導電線路層 15‧‧‧Second conductive circuit layer

120‧‧‧第二電路基板 120‧‧‧Second circuit substrate

20‧‧‧第二覆銅基板 20‧‧‧second copper-clad substrate

21‧‧‧第二基材層 21‧‧‧Second substrate layer

22‧‧‧第三銅箔層 22‧‧‧ Third copper foil layer

23‧‧‧第四銅箔層 23‧‧‧fourth copper foil layer

24‧‧‧第三導電線路層 24‧‧‧ Third conductive circuit layer

241‧‧‧第二射頻信號線 241‧‧‧second RF signal line

25‧‧‧第四導電線路層 25‧‧‧fourth conductive layer

130‧‧‧第三電路基板 130‧‧‧ Third circuit substrate

30‧‧‧第三覆銅基板 30‧‧‧ Third copper clad substrate

31‧‧‧第三基材層 31‧‧‧ Third substrate layer

32‧‧‧第五銅箔層 32‧‧‧ Fifth copper foil layer

33‧‧‧第六銅箔層 33‧‧‧6th copper foil layer

34‧‧‧第五導電線路層 34‧‧‧ Fifth conductive circuit layer

341‧‧‧第三射頻信號線 341‧‧‧ Third RF signal line

35‧‧‧第六導電線路層 35‧‧‧ sixth conductive circuit layer

140‧‧‧第四電路基板 140‧‧‧fourth circuit substrate

41‧‧‧第四基材層 41‧‧‧Four base material layer

42‧‧‧第七導電線路層 42‧‧‧ seventh conductive circuit layer

421‧‧‧第一信號輸入端子 421‧‧‧First signal input terminal

422‧‧‧第二信號輸入端子 422‧‧‧Second signal input terminal

423‧‧‧第三信號輸入端子 423‧‧‧ Third signal input terminal

424‧‧‧第一信號輸出端子 424‧‧‧First signal output terminal

425‧‧‧第二信號輸出端子 425‧‧‧Second signal output terminal

426‧‧‧第三信號輸出端子 426‧‧‧ Third signal output terminal

50‧‧‧膠層 50‧‧‧ glue layer

150‧‧‧中間電路基板 150‧‧‧Intermediate circuit board

60‧‧‧電鍍通孔 60‧‧‧ plated through holes

61‧‧‧接地孔 61‧‧‧ Grounding Hole

62‧‧‧第一信號輸入孔 62‧‧‧First signal input hole

63‧‧‧第二信號輸入孔 63‧‧‧Second signal input hole

64‧‧‧第三信號輸入孔 64‧‧‧ third signal input hole

65‧‧‧第一信號輸出孔 65‧‧‧First signal output hole

66‧‧‧第二信號輸出孔 66‧‧‧Second signal output hole

67‧‧‧第三信號輸出孔 67‧‧‧ third signal output hole

71‧‧‧第一覆蓋膜層 71‧‧‧First cover layer

72‧‧‧第二覆蓋膜層 72‧‧‧second cover layer

圖1為本發明提供的一種射頻電路板的分層示意圖。FIG. 1 is a layered schematic diagram of a radio frequency circuit board provided by the present invention.

圖2是圖1所示的射頻電路板沿II-II的剖視圖。2 is a cross-sectional view of the radio frequency circuit board shown in FIG. 1 taken along II-II.

圖3是沿圖1所示的射頻電路板沿III-III的剖視圖。Figure 3 is a cross-sectional view along line III-III of the radio frequency circuit board shown in Figure 1.

圖4是本發明提供的一第一覆銅基板的部分剖面圖(與圖3中的射頻電路板的剖面圖對應)。4 is a partial cross-sectional view of a first copper clad substrate provided by the present invention (corresponding to a cross-sectional view of the radio frequency circuit board of FIG. 3).

圖5是將圖4所示的第一覆銅基板製作形成第一電路基板後的剖視圖。FIG. 5 is a cross-sectional view showing the first copper-clad substrate shown in FIG. 4 formed into a first circuit board.

圖6是本發明提供的第二覆銅基板的部分剖面圖。Figure 6 is a partial cross-sectional view showing a second copper clad substrate provided by the present invention.

圖7是將圖6所示的第二覆銅基板製作形成第二電路基板後的剖視圖。Fig. 7 is a cross-sectional view showing the second copper-clad board shown in Fig. 6 formed into a second circuit board.

圖8是本發明提供的第三覆銅基板的部分剖面圖。Figure 8 is a partial cross-sectional view showing a third copper clad substrate provided by the present invention.

圖9是將圖8所示的第三覆銅基板製作形成第三電路基板後的剖視圖。Fig. 9 is a cross-sectional view showing the third copper-clad board shown in Fig. 8 in a third circuit board.

圖10是本發明提供的第四電路基板的部分剖面圖。Figure 10 is a partial cross-sectional view showing a fourth circuit substrate provided by the present invention.

圖11是本發明提供的膠層的部分剖視圖。Figure 11 is a partial cross-sectional view of a subbing layer provided by the present invention.

圖12是將圖5所示的第一電路基板、圖7所示的第二電路基板、圖9所示的第三電路基板及圖10所示的第四電路基板通過圖11的膠層粘結在一起後的剖視圖。12 is a view in which the first circuit board shown in FIG. 5, the second circuit board shown in FIG. 7, the third circuit board shown in FIG. 9, and the fourth circuit board shown in FIG. 10 are adhered to the adhesive layer of FIG. A cross-sectional view of the knot together.

圖13是形成一貫穿該第一電路基板、第二電路基板、第三電路基板、該第四電路基板及膠層的導電通孔後的剖視圖。FIG. 13 is a cross-sectional view showing a conductive via hole penetrating through the first circuit substrate, the second circuit substrate, the third circuit substrate, the fourth circuit substrate, and the adhesive layer.

圖14是在圖13所示的第一電路基板及第四電路基板的外表面上分別形成一覆蓋膜後的剖視圖。Fig. 14 is a cross-sectional view showing a cover film formed on the outer surfaces of the first circuit board and the fourth circuit board shown in Fig. 13, respectively.

Claims (10)

一種射頻電路板,該射頻電路板至少包括一第一電路基板及一形成在該第一電路基板上的第二電路基板,該第一電路基板包括一第一導電線路層,該第一導電線路層包括一第一射頻信號線,該第二電路基板包括一第三導電線路層,該第三導電線路層包括一第二射頻信號線,其中,該射頻電路板還包括至少一接地孔,至少一該接地孔為一側壁電鍍孔,該第一射頻信號線及該第二射頻信號線分別弧形避讓每層的該接地孔。A radio frequency circuit board comprising at least a first circuit substrate and a second circuit substrate formed on the first circuit substrate, the first circuit substrate comprising a first conductive circuit layer, the first conductive circuit The layer includes a first RF signal line, the second circuit substrate includes a third conductive circuit layer, and the third conductive circuit layer includes a second RF signal line, wherein the RF circuit board further includes at least one grounding hole, at least The grounding hole is a sidewall plating hole, and the first RF signal line and the second RF signal line are respectively curved to avoid the grounding hole of each layer. 如請求項第1項所述的射頻電路板,其中,至少一該接地孔電連接該第一電路基板及該第二電路基板。The radio frequency circuit board of claim 1, wherein at least one of the ground holes is electrically connected to the first circuit substrate and the second circuit substrate. 如請求項第1項所述的射頻電路板,其中,至少一該接地孔為正常接地孔的一部分,每個該接地孔的孔徑小於正常接地孔的孔徑。The radio frequency circuit board of claim 1, wherein at least one of the ground holes is a part of a normal ground hole, and each of the ground holes has a smaller aperture than a normal ground hole. 如請求項第1項所述的射頻電路板,其中,該射頻電路板還包括一形成在該第二電路基板的外表面的第四電路基板,該第四電路基板包括一第七導電線路層,該第七導電線路層的一端至少包括一第一信號輸入端子及一第二信號輸入端子,該第七導電線路層的另一端至少包括一第一信號輸出端子及一第二信號輸出端子。The radio frequency circuit board of claim 1, wherein the radio frequency circuit board further comprises a fourth circuit substrate formed on an outer surface of the second circuit substrate, the fourth circuit substrate comprising a seventh conductive circuit layer One end of the seventh conductive circuit layer includes at least a first signal input terminal and a second signal input terminal, and the other end of the seventh conductive circuit layer includes at least a first signal output terminal and a second signal output terminal. 如請求項第4項所述的射頻電路板,其中,該射頻電路板還包括至少一第一信號輸入孔、一第二信號輸入孔、一第一信號輸出孔及一第二信號輸出孔,該第一信號輸入孔電連接該第一射頻信號線及該第一信號輸入端子,該第一信號輸出孔電連接該第一射頻信號線及該第一信號輸出端子;該第二信號輸入孔電連接該第二射頻信號線及該第二信號輸入端子,該第二信號輸出孔電連接該第二射頻信號線及該第二信號輸出端子。The RF circuit board of claim 4, wherein the RF circuit board further includes at least a first signal input hole, a second signal input hole, a first signal output hole, and a second signal output hole. The first signal input hole is electrically connected to the first RF signal line and the first signal input terminal, and the first signal output hole is electrically connected to the first RF signal line and the first signal output terminal; the second signal input hole The second RF signal line and the second signal input terminal are electrically connected, and the second signal output hole is electrically connected to the second RF signal line and the second signal output terminal. 如請求項第1項所述的射頻電路板,其中,相鄰的該接地孔間隔設置在該第一射頻信號線及該第二射頻信號線的兩邊。The radio frequency circuit board of claim 1, wherein the adjacent grounding holes are spaced apart on both sides of the first RF signal line and the second RF signal line. 一種如請求項第1-6項任一項所述的射頻電路板的製作方法,包括如下步驟: 提供第一電路基板及第二電路基板,並將該第二電路基板形成在該第一電路基板上;該第一電路基板包括一第一導電線路層,該第一導電線路層包括一第一射頻信號線,該第二電路基板包括一第三導電線路層,該第三導電線路層包括一第二射頻信號線; 通過側壁電鍍的方式形成至少一接地孔,其中,該第一射頻信號線及該第二射頻信號線分別弧形避讓每層的該接地孔。A method for fabricating a radio frequency circuit board according to any one of claims 1 to 6, comprising the steps of: providing a first circuit substrate and a second circuit substrate, and forming the second circuit substrate on the first circuit On the substrate, the first circuit substrate includes a first conductive circuit layer, the first conductive circuit layer includes a first RF signal line, and the second circuit substrate includes a third conductive circuit layer, the third conductive circuit layer includes a second RF signal line; forming at least one grounding hole by sidewall plating, wherein the first RF signal line and the second RF signal line are arcuately respectively avoiding the grounding hole of each layer. 如請求項第7項所述的射頻電路板的製作方法,其中,採用側壁電鍍方式形成至少一該接地孔的步驟包括: 採用電鍍方式形成至少一電鍍通孔,該電鍍通孔電連接該第一電路基板及該第二電路基板; 移除該電鍍通孔的遠離該第一射頻信號線及該第二射頻信號線的一部分。The method for fabricating a radio frequency circuit board according to claim 7, wherein the step of forming at least one of the ground holes by using sidewall plating comprises: forming at least one plated through hole by electroplating, the plated through hole electrically connecting the first a circuit substrate and the second circuit substrate; removing a portion of the plated through hole away from the first RF signal line and the second RF signal line. 如請求項第8項所述的射頻電路板的製作方法,其中,該射頻電路板還包括一形成在該第二電路基板的外表面上的第四電路基板,該第四電路基板包括一第七導電線路層,該第七導電線路層的一端包括至少一第一信號輸入端子及一第二信號輸入端子,該第七導電線路層的另一端包括至少一第一信號輸出端子及一第二信號輸出端子。The method of manufacturing the radio frequency circuit board of claim 8, wherein the radio frequency circuit board further comprises a fourth circuit substrate formed on an outer surface of the second circuit substrate, the fourth circuit substrate comprising a first The seventh conductive circuit layer includes at least one first signal input terminal and a second signal input terminal, and the other end of the seventh conductive circuit layer includes at least one first signal output terminal and a second Signal output terminal. 如請求項第9項所述的射頻電路板的製作方法,其中,在形成該電鍍通孔的步驟的同時,還包括步驟:形成一第一信號輸入孔、一第二信號輸入孔、一第一信號輸出孔及一第二信號輸出孔,該第一信號輸入孔電連接該第一射頻信號線及該第一信號輸入端子,該第一信號輸出孔電連接該第一射頻信號線及該第一信號輸出端子;該第二信號輸入孔電連接該第二射頻信號線及該第二信號輸入端子,該第二信號輸出孔電連接該第二射頻信號線及該第二信號輸出端子。The method for fabricating a radio frequency circuit board according to claim 9, wherein, in the step of forming the plated through hole, the method further comprises the steps of: forming a first signal input hole, a second signal input hole, and a first a signal output hole and a second signal output hole, the first signal input hole is electrically connected to the first RF signal line and the first signal input terminal, the first signal output hole is electrically connected to the first RF signal line and the The first signal output terminal is electrically connected to the second RF signal line and the second signal input terminal, and the second signal output hole is electrically connected to the second RF signal line and the second signal output terminal.
TW106146645A 2017-11-20 2017-12-29 Radio frequency printed circuit board and method for manufacturing the same TWI665945B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201711160346.8A CN109819581A (en) 2017-11-20 2017-11-20 Radio frequency circuit board and preparation method thereof
??201711160346.8 2017-11-20

Publications (2)

Publication Number Publication Date
TW201924497A true TW201924497A (en) 2019-06-16
TWI665945B TWI665945B (en) 2019-07-11

Family

ID=66599017

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106146645A TWI665945B (en) 2017-11-20 2017-12-29 Radio frequency printed circuit board and method for manufacturing the same

Country Status (2)

Country Link
CN (1) CN109819581A (en)
TW (1) TWI665945B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI777768B (en) * 2021-01-21 2022-09-11 欣興電子股份有限公司 Circuit board and manufacturing method thereof and electronic device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101271879A (en) * 2006-09-29 2008-09-24 三洋电机株式会社 Element-mounting board and semiconductor module
US8963656B2 (en) * 2010-05-24 2015-02-24 Silicon Image, Inc. Apparatus, system, and method for a compact symmetrical transition structure for radio frequency applications
CN102291931B (en) * 2011-03-23 2013-12-18 威盛电子股份有限公司 Differential pair signal transmission structure, circuit board and electronic module
JP5686226B2 (en) * 2012-08-09 2015-03-18 株式会社村田製作所 High frequency signal transmission line and electronic equipment
JP2015056719A (en) * 2013-09-11 2015-03-23 日本電信電話株式会社 Multilayer wiring board
JP6103153B2 (en) * 2014-09-26 2017-03-29 株式会社村田製作所 Transmission lines and electronic equipment
CN204761829U (en) * 2015-06-25 2015-11-11 北京中微普业科技有限公司 Structure of perpendicular interconnection of radio frequency circuit is realized to multiply wood

Also Published As

Publication number Publication date
TWI665945B (en) 2019-07-11
CN109819581A (en) 2019-05-28

Similar Documents

Publication Publication Date Title
US7698811B2 (en) Method for manufacturing multilayer printed circuit boards using inner substrate
TWI615065B (en) Flexible circuit board and method for manufacturing same
TWI643334B (en) High frequency signal transmission structure and manufacturing method thereof
CN107666764B (en) Flexible circuit board and manufacturing method thereof
JPH06302964A (en) Circuit board for high-speed signal transmission
TW201711536A (en) Flexible circuit board and method for manufacturing same
TWI615077B (en) Circuit board and method for manufacturing same
TWI608770B (en) Flexible print circuit board and method for manufacturing same
US8551812B2 (en) Manufacturing method of rigid and flexible composite printed circuit board
KR100907325B1 (en) Embedded capacitor core having a multiple-layer structure
TW201924497A (en) Radio frequency printed circuit board and method for manufacturing the same
JP6344476B2 (en) Multilayer circuit board
TWI396480B (en) Method and structure for improving via's impedance
TWI676404B (en) Hollow flexible circuit board and method for manufacturing same
US6515236B2 (en) Printed wiring board and manufacturing method of the printed wiring board
JP2015185550A (en) Multilayer high-frequency substrate, and antenna device
TWI730395B (en) Electromagnetic interference shielding structure, flexible circuit board having electromagnetic interference shielding structure and manufacturing method thereof
JP2001102747A (en) Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board
JP2000068716A (en) Multilayer transmission line
TWI785886B (en) Circuit board structure for mobile pci express module
TWI819313B (en) Circuit board and method for manufacturing the same
TWI407872B (en) Method for manufacturing printed circuit board
TWI740498B (en) Three-layer flexible printed circuit boards comprising a composite liquid crystal substrate and method for preparing the same
WO2023000392A1 (en) Via hole structure and preparation method therefor, and method for adjusting impedance of via hole structure
WO2020237672A1 (en) Flexible circuit board and manufacture method therefor