TW201841314A - 在晶粒堆疊中用以容納組件之凹入的半導體晶粒 - Google Patents

在晶粒堆疊中用以容納組件之凹入的半導體晶粒 Download PDF

Info

Publication number
TW201841314A
TW201841314A TW106135296A TW106135296A TW201841314A TW 201841314 A TW201841314 A TW 201841314A TW 106135296 A TW106135296 A TW 106135296A TW 106135296 A TW106135296 A TW 106135296A TW 201841314 A TW201841314 A TW 201841314A
Authority
TW
Taiwan
Prior art keywords
die
component
substrate
crystal grain
semiconductor package
Prior art date
Application number
TW106135296A
Other languages
English (en)
Other versions
TWI786068B (zh
Inventor
迪格維傑 羅雷恩
拉文德納斯 馬哈加
Original Assignee
美商英特爾股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商英特爾股份有限公司 filed Critical 美商英特爾股份有限公司
Publication of TW201841314A publication Critical patent/TW201841314A/zh
Application granted granted Critical
Publication of TWI786068B publication Critical patent/TWI786068B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16148—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/141—Analog devices
    • H01L2924/142—HF devices
    • H01L2924/1421—RF devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15158—Shape the die mounting substrate being other than a cuboid
    • H01L2924/15159—Side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19104—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device on the semiconductor or solid-state device, i.e. passive-on-chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Spinning Or Twisting Of Yarns (AREA)
  • Control And Other Processes For Unpacking Of Materials (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

提供一種設備包含：基板；具有第一側和第二側的晶粒，其中該晶粒被裝設在該基板上使得該晶粒之該第一側面對該基板，且其中該晶粒之該第一側的至少部分被移除以在該晶粒中形成凹入部；以及組件，其中該組件的至少一部分被配置在該第一晶粒中的該凹入部中。

Description

在晶粒堆疊中用以容納組件之凹入的半導體晶粒
[0001] 本發明係關於在晶粒堆疊中用以容納組件之凹入的半導體晶粒。
[0002]現代消費者電子裝置，例如蜂巢式電話、智慧電話、平板、膝上型電腦等正變得更薄。包括在這些裝置中的半導體封裝通常需要用以裝設在該封裝的基板上的組件。在半導體封裝中，這些組件能例如增加封裝的高度及/或能增加封裝的覆蓋區(foot print)。
及
[0015]在一些實施例中，半導體封裝可包括若干個堆疊的晶粒。例如，第一晶粒能被裝設在基板上，且一或多個額外的晶粒能被裝設在該第一晶粒上。在一些實施例中，該第一側之非有效(inactive)側能面對該基板，同時該一或多個額外的晶粒能被裝設在該第一晶粒之有效(active)側。因為該第一晶粒作為該一或多個額外的晶粒與該基板之間的中介層(interposer)，該第一晶粒亦有時稱為中介層晶粒(interposer die)或是矽中介層(silicon interposer)。 [0016]在一些實施例中，組件被裝設在該基板之表面上，其中該組件亦有時稱為表面裝設技術(SMT; surface mount technology)組件。組件能為任何適當的主動或被動組件，例如電容器、電阻器、電感器、磁心電感器(MCI; magnetic core inductor)、時脈產生電路、電壓調控電路、晶粒或類似者。 [0017]在一些實施例中，在該半導體封裝中該第一晶粒之非有效側的區段被移除或被切割以在該第一晶粒中形成凹入區域。在一些實施例中，該組件被裝設到基板上使得該組件的至少部分在該凹入區域中。在一些其他實施例中，該組件被裝設到該第一晶粒上使得該組件的至少部分在該凹入區域中。 [0018]有許多各種實施例的技術效果。例如，能使用於此說明的技術來將第二晶粒裝設到第一晶粒上、將該第一晶粒裝設到基板上、在該第一晶粒中創建凹入區域以及將組件至少部分配置於該凹入區域內。據此，由於在半導體封裝中裝設該組件，該半導體封裝之高度並未增加。由於在半導體封裝中裝設該組件，該半導體封裝之覆蓋區的表面積亦未增加。進一步而言，亦可使用本揭露之原理來將多於一個這類的組件(例如，多於一個SMT組件)包括在半導體封裝內。其它技術效果從各種實施例及圖將為明白的。 [0019]在下列說明中，討論眾多的細節來提供本揭露之實施例的更全面的解釋。然而，對本領域具有通常知識者將為顯見的是，本發明之實施例可不以這些特定細節來實行。在其它實例中，周知的結構及裝置係以方塊圖形式而非詳細地來繪示，以避免模糊本揭露之實施例。 [0020]注意，在實施例之對應的圖式中，信號係以線來代表。一些線可能較厚，用以指示更多組成的信號路徑，及/或在一或兩端具有箭頭，用以指示主要資訊流向。這類指示並不打算為限制的。相反的，線係連同一或多個示範性實施例來使用，用以促進更容易的了解電路或邏輯單元。如由設計需要或優選所指定的任何代表的信號可實際包含可在任一的方向上行進且可以任何合適類型的信號方案來實施的一或多個信號。 [0021]貫穿說明書且在申請專利範圍中，術語「連接」意味直接連接，像是在連接的物之間的電性、機械或磁性連接而沒有任何中間的裝置。術語「耦接」意味直接或間接連接，像是透過一或多個被動或主動中間裝置在連接的物之間的直接電性、機械或磁性連接或是間接連接。術語「電路」或「模組」可指的是一或多個被動及/或主動組件，其被安排來與彼此配合，用以提供所欲的功能。術語「信號」可指的是至少一電流信號、電壓信號、磁信號或資料/時脈信號。「一種(a)」、「一(an)」及「該」的意義包括複數個參考。「在…中(in)」之意義包括「在…中」和「在…上」。術語「實質的」、「接近」、「大約」、「附近」以及「約」一般指的是目標值的+/- 10%內。 [0022]除非另以明定，用以描述普通物件的序數形容詞「第一」、「第二」及「第三」等的使用僅指示相似的物件之不同的實例正被參照並且不打算暗示所描述的物件在時間地、空間地、排序地或以任何其它方式必需在給定的順序中。 [0023]為了本揭露的目的，詞彙「A及/或B」及「A或B」意味(A)、(B)或(A及B)。為了本揭露的目的，詞彙「A、B及/或C」意味(A)，(B)，(C)，(A及B)，(A及C)，(B及C)，或(A、B及C)。在說明書中及在申請專利範圍中術語「左」、「右」、「前」、「後」、「頂」、「底」、「在…之上」、「在…之下」及類似者(若有任一者)被使用於描述性的目的且不必然用於說明永久的相對位置。 [0024]圖1依據一些實施例闡述包含堆疊的複數個晶粒(例如，晶粒102a、102b、102c)的半導體封裝100(此後亦稱為「封裝100」)的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒(例如，晶粒102a)被選擇性的凹入，用以容納組件124。在一些實施例中，堆疊的複數個晶粒包含第一晶粒102a，第二晶粒102b和第三晶粒102c係堆疊於其上。雖然在圖1的範例中兩個晶粒102b及102c被堆疊在晶粒102a上，任何其它數目的晶粒能以任何適當的組態被堆疊於晶粒102a上。僅作為範例，一、多個晶粒能被堆疊在晶粒102b及102c其中一者或兩者上。在另一範例中，僅單一晶粒102b能被堆疊在晶粒102a上。又在另一範例中，三或更多晶粒(例如，晶粒102b、102c及另外一或更多晶粒)能在晶粒102a上以併排的組態來堆疊。 [0025]在一些實施例中，晶粒102a、102b及102c能為任何適當的積體電路晶粒。例如，晶粒102a、102b、102c之個別者能為處理器、晶片上系統(SOC)、記憶體、特定應用電路(ASIC)、數據機(modem)、基帶處理器、RF(無線電頻率)IC、這類功能的某種組合及/或類似者。在一些實施例中，封裝100之一或多個頂部晶粒(例如，晶粒102b或102c的一或兩者)能為記憶體晶粒，同時底部晶粒102a能為處理器。 [0026]晶粒102a之頂部表面及底部表面在圖1中被分別標記為S1a和S1b。例如，晶粒102a在封裝100中形成底部晶粒，並且晶粒102b及102c被組態以於晶粒102a之頂部表面S1a上堆疊。 [0027]在一些實施例中，晶粒102a可被裝設在基板104上。在一些實施例中，基板104可為印刷電路板(PCB; Printed Circuit Board)，其由電絕緣材料組成，像是環氧積層(epoxy laminate)。例如，基板104可包括由像是酚醛棉紙(phenolic cotton paper)材料(例如，FR-1)、棉紙及環氧材料(例如，FR-3)、使用環氧樹脂層疊在一起的織狀玻璃材料 (FR-4)、具有環氧樹脂的玻璃/紙(例如， CEM-1)、具有環氧樹脂的玻璃合成物、具有聚四氟乙烯(polytetrafluoroethylene)的織狀玻璃布料(例如，PTFE CCL)或其它基於聚四氟乙烯的(polytetrafluoroethylene-based)的預浸布(prepreg)材料的材料所組成的電絕緣層。 [0028]在一些實施例中，晶粒102a之底部表面S1b例如經由複數個互連結構106及108附接至基板104。互連結構106例如為凸塊、凸塊墊(bump pad)、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球或類似者。互連結構108例如為使用金屬、合金、可焊的材料或類似者形成的焊接。 [0029]在一些實施例中，晶粒102b及102c係例如經由互連結構110、112及114裝設在晶粒102a之頂部表面S1a上。互連結構110例如為凸塊、凸塊墊、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球或類似者，其在晶粒102b及102c之底部表面上形成。互連結構114例如為凸塊、凸塊墊、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球或類似者，其在晶粒102之頂部表面上形成。互連結構112例如為附接組件(attachment component)，像是使用金屬、合金、可焊材料或類似者形成的焊接，其將互連結構110與114附接，如在圖1中所繪示。 [0030]在一些實施例中，例如，互連結構110、112及114亦稱為第一級互連(FLI; first level interconnect)，因為這些互連結構形成互連之第一層級，晶粒102b、102c透過其經由晶粒102a被連接至基板104。在一些實施例中，例如，互連結構106及108亦稱為第二級互連(SLI; second level interconnect)，因為這些互連結構形成互連之第二層級，晶粒102a、102b、102c透過其被連接至基板104。 [0031]在此揭露中各種圖闡述半導體封裝之兩個元件使用其連接的互連結構，並且該互連結構例如為凸塊、凸塊墊、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球、使用金屬、合金、可焊材料形成的焊接及/或類似者。然而，在其它實施例中並且雖然未在圖之任一者中闡述，在此揭露中討論的半導體封裝之任一者中，兩個元件能藉由其他適當的方式被附接、裝設、堆疊或耦接，例如使用異向性導電膜(ACF; anisotropic conductive film)、異向性導電膏(ACP; anisotropic conductive paste)及/或任何基於接著的(adhesive based)互連。 [0032]在一些實施例中，晶粒102b之互連結構110以球格陣列(BGA; ball grid array)來佈設。同樣的，在一些實施例中，晶粒102c之互連結構110以BGA來佈設。也同樣，在一些實施例中，晶粒102a之互連結構106以BGA來佈設。 [0033]晶粒102b和102c例如以覆晶晶片組態被裝設或堆疊在晶粒102a上。在一些實施例中，晶粒102a之頂側S1a可為通常被稱為晶粒102a之「有效(active)」或「前(front)」側的晶粒102a之側。在一些實施例中，頂側S1a可包括一或多個電晶體、邏輯閘、電路、邏輯組件等(未在圖中闡述)。在一些實施例中，晶粒102a之底側S1b通常被稱為晶粒102a之「非有效(inactive)」或「後(back)」側。 [0034]在一些實施例中，晶粒102b之底部表面可為通常稱為晶粒102b之有效或前側的晶粒102b之側，且晶粒102c之底部表面可為通常稱為晶粒102c之有效或前側的晶粒102c之側。因此，舉例來說，晶粒102a和102b之有效側係經由互連結構110、112及114來附接，且亦同樣的，晶粒102a和102c之有效側係經由互連結構110、112及114來附接。因此，舉例來說，晶粒102a和102b係以面對面安排來佈設，且同樣的，晶粒102a和102c亦以面對面安排來佈設。 [0035]在一些實施例中，模製複合物(molding compound)120係在封裝100之至少一區段上形成。例如，模製複合物120將晶粒102a、102b及102c之至少一區段囊封，例如如在圖1中所闡述的。在一些實施例中，模製複合物120能為任何合適的材料，像是基於環氧建立的基板、其它介電/有機材料、樹脂、環氧、高分子接著劑(polymer adhesive)、矽、丙烯基(acrylic)、聚亞醯氨(polyimide)、氰酸酯(cyanate ester)、熱塑性塑料(thermoplastics)及/或熱固物(thermoset)。 [0036]在一些實施例中，晶粒102a包含複數個互連組件116和複數個直通矽穿孔(TSV; through-silicon-via)118。互連組件116及/或TSV 118將晶粒102a、102b及/或102c之各種組件電互連至互連結構106的分別者。例如，TSV118將晶粒102a、102b及/或102c之各種組件經由互連結構106連接至基板104。在一些實施例中，各個互連結構106係在相應的TSV 118之端部上形成，如圖1所示。僅為範例的是，互連組件116之個別者包含跡線、溝槽、佈線層(routing layer)、接地面(ground plane)、電源面(power plane)、重分佈層(RDL; re-distribution layer)及/或任何其它適當的電佈線特徵。雖然互連組件116之特定型樣係闡述於圖1，這樣的型樣僅為範例。 [0037]在一些實施例中，晶粒102a作為晶粒102b、102c與基板104之間的中介層。據此，晶粒102a亦稱為中介層晶粒或矽中介層。在一些實施例中，中介層晶粒102a包括主動電路組件，像是電晶體、邏輯閘、電路及/或一般被包括在半導體晶粒中適當的組件。 [0038]在一些實施例中，基板104包含互連組件122的層。互連組件122能例如為跡線、重分佈層(RDL)、佈線結構、佈線層或用以將基板104之各種組件互連的其它互連結構。 [0039]在一些實施例中，封裝100包含組件124。組件124能例如為任何適當的主動或被動組件，例如電容器、電阻器、電感器、磁心電感器(MCI)、時脈產生電路、電壓調控電路或類似者。在另一範例中，組件124亦能例如為晶粒，其尺寸相對的小(例如，相比於晶粒102a之尺寸)。在一些實施例中，組件124能裝設在基板104之表面上，例如如在圖1中所闡述(雖然在另一實施例中，組件124不可被裝設在基板104上，如於此之後所討論的)，因而於此亦稱為SMT組件。 [0040]在一些實施例中，組件124經由互連結構126及128被裝設且附接到基板104。互連結構128例如為凸塊、凸塊墊、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球或類似者，並且被附接到組件124的底部表面。互連結構126例如為使用金屬、合金、可焊的材料或類似者形成的焊接，並將互連結構128附接至基板104。 [0041]在一些實施例中，組件124係至少配置在晶粒102a之凹入區域130中。例如，晶粒102a之非有效側的部分(例如，其對應至底部表面S1b)被移除或切割以形成凹入區域130，並且組件124至少部分被配置在此凹入的區域130內。在一些實施例中，在晶粒102a之部分中形成凹入區域130而缺乏TSV 118和互連組件116。 [0042]雖然圖1闡述組件124被配置接近晶粒102a的周邊(例如，凹入區域130接近晶粒102a之周邊而形成)，組件124能被配置在基板104上的任何區域中。例如，凹入區域130能在晶粒102之非有效側上的任何適當的位置中形成(例如，在缺少任何TSV 118和互連組件116的區段上)。在一些其它實施例中(例如，於此之後在圖5A中所闡述的)，凹入區域甚至能在包括TSV的晶粒102a之區域中形成(例如，組件124經由其能被連接至封裝的各種其它組件)。 [0043]雖然在圖1中闡述單一組件124以於晶粒102a之單一凹入區域130中沉積，多於一個這樣的組件能分別被配置在多於一個的晶粒102a之凹入區域。在另一範例中並且雖然未闡述於圖1中，多個這類組件能被配置在晶粒102a之單一凹入的區域(例如，凹入區域130)中。 [0044]依據一些實施例，圖2A~2G闡述圖1之形成封裝100的過程，其中封裝100包含組件124所被裝設於其中的晶粒102a中凹入區域。請參照圖2A，封裝100之部分100a包含晶粒102a、102b以及102c和模製複合物120。TSV 118係在晶粒102a之中間區段中形成。例如，TSV 118之底端還未被暴露而通過晶粒102a之底部表面。如在圖2A中所闡述，封裝100之部分100a能使用任何適當的技術來形成以用於形成這類封裝之部分。 [0045]在圖2B中，例如藉由使用化學機械平坦化(CMP; chemical-mechanical planarization)法、藉由蝕刻、藉由研磨等移除晶粒102a之底部表面直到例如TSV 118之底端被露出為止。舉例來說，在圖2B中TSV 118之底端和底部表面S1b可例如為齊平的，使得TSV 118之底端被露出而通過晶粒102a之底部表面S1b。 [0046]在一些實施例中，於圖2C中，移除晶粒102a之部分以在晶粒102a中形成腔室或凹入區域130(例如，從而形成部分的封裝100c)，例如如相對圖1所討論的。凹入區域130能例如藉由蝕刻(例如，乾蝕刻及/或濕蝕刻)晶粒102a之底部表面S1b的區段來形成。在另一範例中，凹入區域130能藉由藉任何適當的方式移除晶粒102a之底部表面S1b的區段來形成，例如藉由機械切割該區段、藉由CMP法、藉由雷射或機械鑽孔及/或類似者。 [0047]在一些實施例中，於圖2D中，複數個互連結構106例如在晶粒102a之底部表面S1b上形成，從而形成部分的封裝100d。例如，各個互連結構106被附接至TSV 118之對應者。 [0048]在一些實施例中，於圖2E中，例如使用用於形成這類基板的適當的技術來形成基板104。基板104例如包括互連組件122和互連結構108及126。於圖2F中，在一些實施例中，組件124例如經由互連結構126及128被裝設到基板104上。在範例中，組件124能經由互連墊(未在圖2F中闡述)或經由在組件124(例如，互連結構126)上形成的銅凸塊被附接至互連結構126。 [0049]要注意的是，能無關於相對圖2E~2F所討論的操作來進行相對圖2A~2D討論的操作(例如，圖2A~2D之操作能在相對圖2E~2F討論的操作之前、至少部分並行及/或之後來進行)。 [0050]在一些實施例中，於圖2G中，圖2D之部分封裝100d被裝設到圖2F之基板104上。在範例中，將圖2D之部分封裝100d裝設到圖2F之基板104上(如在圖2G中所闡述)造成了圖1的封裝100。在一些實施例中，圖2D之部分封裝100d被裝設到圖2F之基板104上，使得組件124配適於晶粒102a之凹入區域130中。 [0051]在圖2A~2G中所述的過程之幾個變化能例如基於本揭露之教示由本領域之該些者預見。例如，如在圖2E中所闡述的，互連結構108被假定為初始地沉積在基板上(例如，在晶粒102a被裝設在基板104上之前)。在另一範例中，能在晶粒102a上形成互連結構108，如在圖3A~3D中所闡述。依據一些實施例，圖3A~3D闡述圖1之形成封裝100的過程，其中封裝100包含組件124所被裝設於其中的晶粒102a中凹入區域。 [0052]圖3A闡述部分封裝300a，其係藉由將互連結構108沉積在圖2D之部分封裝100d之互連結構106上來形成。在一些實施例中，因為互連結構108(其例如為焊接)係在晶粒102a上形成，故在圖3A中的過程亦稱為晶粒上焊接(SOD; solder on die)過程。 [0053]在一些實施例中，於圖3B中，例如使用用於形成這類基板的適當的技術來形成基板104。基板104例如包括互連組件122和互連結構126。在一些實施例中(且雖然未闡述於圖1中)，基板100可包含複數個互連墊308。例如，當部分封裝300a要用來最終裝設在基板104上時，互連結構108能被附接到互連墊308。 [0054]於圖3C中，在一些實施例中，組件124例如經由互連結構126及128被裝設到基板104上。要注意的是，能無關於相對圖3B~3C討論的操作來進行相對於圖3A所討論的操作。 [0055]在一些實施例中，於圖3D中，圖3A之部分封裝300a被裝設到圖3C之基板104上。在範例中，將部分封裝300a裝設到圖3C之基板104上(如在圖3D中所闡述)造成了圖1的封裝100。在一些實施例中，圖3A之部分封裝300a被裝設到圖3C之基板104上，使得組件124配適於晶粒102a之凹入區域130中，且各個互連結構108被附接到對應的互連墊308。 [0056]在圖1~3D中，組件124被裝設到基板104上。在一些實施例中，基板104之至少部分亦能被凹入，並且組件124能至少部分的在基板104之凹入區域內。例如，圖4依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝400的剖面視圖(此後亦稱為「封裝400」)，其中該堆疊的複數個晶粒之第一晶粒和基板被選擇性地凹入以容納組件124。封裝400類似於圖1之封裝100，因而類似的組件被類似地標記。然而，不似圖1，除了在晶粒102a中的凹入區域130’以外，另一凹入區域430係例如在組件124要被裝設於其中的基板104上形成。組件124配適於兩個凹入區域130’和430內。在一些範例中，因為凹入的區域430提供一些空間給予組件124，故封裝400之凹入區域130’相較於封裝100之凹入區域130可以是相對的小。 [0057]封裝100之幾個其它的變化亦為可能的。例如，在圖1之封裝100的組件124被裝設到基板124上並且電連接到基板124。然而，在其它實施例中，組件124能電連接至及/或裝設於晶粒102a上。例如，圖5A依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝500(從此之後亦稱為「封裝500」)的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納電耦接至該第一晶粒的組件124。封裝500包含至少部分類似於圖1之封裝100的組件的組件，因而在圖1及5中的該些組件使用類似的標號來標示。然而，不似封裝100，在封裝500中，組件124被裝設到且附接到晶粒102a。組件124被裝設到凹入區域130內。例如，使用互連結構126及128裝設組件124到晶粒102a上。 [0058]在一些實施例中，於封裝500中，互連墊501係形成於凹入區域130之頂部表面中，而互連結構128被附接到互連墊501。在一些實施例中，為了促進組件124與封裝500之其它組件之間的電連接，通過晶粒102a的TSV 118’被連接到互連墊501。 [0059]圖5B依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒和基板被選擇性地凹入來容納電耦接至該第一晶粒的組件。在圖5B中闡述的封裝500b實質上類似於圖5A的封裝500。然而，在圖5B中，除了凹入區域130以外，另一凹入區域530係形成於基板104中(例如，類似於圖4之凹入區域430)。組件124至少配置於兩個凹入區域130和530內。圖5B鑒於圖5A來看是不言自明的，因而於此將不會進一步詳細地討論。 [0060]圖6依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝600(此後亦稱為「封裝600」)的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納電耦接至該第一晶粒及至該基板的組件124。封裝600包含至少部分類似於圖1之封裝100的組件的組件，因而在圖1及6中的該些組件使用類似的標號來標示。在一些實施例中，不似封裝100，於封裝500中，組件124被附接到晶粒102a和基板104。組件124被裝設到凹入區域130內。組件124係例如使用互連結構126’和128’在晶粒102a上電連接且例如使用互連結構126”和128”在基板104上電連接。 [0061]僅為範例的是，組件124可包含電容器，並且電容器124之一端能電耦接至晶粒102a，而另一端至基板104。又在另一範例中，組件124為電壓調節器，而該電壓調節器供應電壓給晶粒102a和基板104兩者(例如經由在圖6中所闡述分別的連接)。 [0062]圖7A依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝700(此後亦稱為「封裝700」)的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒(例如，晶粒102a)被選擇性地凹入來容納第一組件124，且其中第二組件配置在該第一晶粒之未凹入區域與該基板之間。封裝700包含至少部分類似於圖1之封裝100的組件的組件，因而在圖1及7A中的該些組件使用類似的標號來標示。在一些實施例中，除了組件124以外，另一組件724被附接到晶粒102a之底部表面S1b(例如，在晶粒102a與基板104之間的空間中)。組件724係例如經由互連結構706及708和互連墊710裝設在晶粒102a上。互連結構706例如為凸塊、凸塊墊、金屬柱(例如，銅柱)、使用金屬、合金、可焊的材料形成的球或類似者，並且被附接到晶粒102a的底部表面。互連結構708例如為使用金屬、合金、可焊的材料或類似者形成的焊接並且將互連結構706附接到晶粒102a。組件724例如包含任何主動及/或被動組件，例如電容器、電感器、電阻器、時脈產生器、電壓調節器等。雖然未在圖7A中闡述，在一些實施例中，組件724能使用ACF、ACP及/或任何基於互連的接著被附接到晶粒102a(例如，取代互連結構706及708)。 [0063]圖7B依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納第一組件，且其中第二組件配置在該第一晶粒之未凹入的區域與該基板之間且附接至該基板。在圖7B中闡述的封裝700b實質上類似於圖7A的封裝700。然而，在圖7B中，組件724例如使用互連結構706’和708’以及互連墊710’被附接到基板104。圖7B鑒於圖7A來看是不言自明的，因而於此將不會進一步詳細地討論。 [0064]雖然圖7A~7B闡述組件724被附接至晶粒102a或基板104其一者，但在一些實施例中(且雖然未在圖中闡述)，組件724能例如經由分別的互連結構被附接至晶粒102a與基板104兩者。 [0065]圖8依據一些實施例闡述描繪用於將組件(例如，圖1之組件124)配置到晶粒之凹入區域中(例如，圖1之晶粒102a的凹入區域130中)的方法800之流程圖，其中該晶粒為堆疊的多個晶粒之一部分(例如，晶粒102a、102b、102c)。在804處，形成晶粒，例如如相對圖2A~2B所討論的。在808處，移除晶粒之部分以在晶粒中形成凹入區域，如相對圖2C所討論的。 [0066]在812處，形成基板(例如，圖1的基板104)，如相對圖2E所討論的。在一些實施例中，能在不具有任何凹入區域下形成基板，如相對圖1所討論的。在一些實施例中，能在具有凹入區域下(例如，凹入區域530)形成基板，如相對圖5B所討論的。 [0067]在816處，組件被裝設在基板上，如相對圖2F所討論的。在820處，晶粒被裝設在基板上，如相對圖2G所討論的。在一些實施例中，裝設晶粒以使得組件至少部分被配置在晶粒中的凹入區域內。在其中基板亦具有凹入區域的一些實施例中，裝設晶粒以使得組件至少部分被配置在基板中的凹入區域內，例如如在圖5B中所闡述的。 [0068]雖然圖8以特定次序闡述方法800的各種操作，但也能以不同的次序進行操作。僅為範例的是，如在方塊812及816中所討論的，能至少部分並行於或先前於相對方法800之方塊804及808所討論的操作來進行基板之形成和將組件裝設到基板上。在圖8中所列舉的方塊及/或操作之一些者依據某些實施例是可選的。將呈現的方塊編號是為了闡明的緣故且並不打算以各種方塊必需發生的操作之次序來規範。 [0069]圖9依據一些實施例闡述計算裝置2100、智慧裝置、計算裝置或電腦系統或SoC(晶片上系統)2100，在其中第二晶粒以覆晶晶片組態堆疊於第一晶粒上，其中該第一晶粒之非有效側被凹入且組件係配置至少部分在該第一晶粒中的凹入區域上。要指出的是，具有與任何其它圖之元件相同參考號碼(或名稱)的圖9之該些元件能以類似於所說明之該者的任何方式來操作或作用，但不限於如此。 [0070]於此，形成計算裝置2100的各種方塊可被封裝為具有組件被配置於其中之至少一凹入區域的堆疊的晶粒，例如如相對圖1~7所討論的以及如在本揭露中所討論的。於此，能例如以在圖1~7之一或多個中闡述的封裝之一或多個來封裝形成計算裝置2100的一或多個方塊。 [0071]在一些實施例中，計算裝置2100代表適當的計算裝置，像是計算平板、行動電話或智慧電話、膝上型電腦、桌上型電腦、IOT裝置、伺服器、機上盒、無線致能電子書閱讀器(e-reader)或類似者。將了解的是，概括地繪示某些組件，而非這類裝置之所有組件被繪示於計算裝置2100中。 [0072]在一些實施例中，計算裝置2100包括第一處理器2110。本揭露之各種實施例亦可包含在2170內像是無線介面的網路介面，使得系統實施例可被納入到例如巢蜂式電話或個人數位助理的無線裝置中。 [0073]在一實施例中，處理器2110能包括一或多個實體裝置，像是微處理器、應用處理器、微控制器、可編程邏輯裝置或其它處理單元。由處理器2110所進行的處理操作包括應用及/或裝置功能執行於其上的作業平台或作業系統之執行。處理操作包括關於與人類使用者或與其它裝置的I/O(輸入/輸出)之操作、關於電源管理的操作及/或關於將計算裝置2100連接到另一裝置的操作。處理操作亦可包括關於音頻I/O及/或顯示I/O的操作。 [0074]在一實施例中，計算裝置2100包括音頻子系統2120，其代表與提供音頻功能給計算裝置關聯的硬體(例如，音頻硬體及音頻電路)和軟體(例如，驅動器編牽碼器)組件。音頻功能可以包括揚聲器及/或耳機輸出以及麥克風輸入。用於這類功能的裝置能被整合到計算裝置2100中或被連接到計算裝置2100。在一實施例中，使用者藉由提供由處理器2110接收的及處理的音頻命令來與計算裝置2100互動。 [0075]顯示子系統2130代表硬體(例如，顯示裝置)及軟體(例如，驅動程式(driver))組件，其提供視覺及/或觸覺顯示器以用於使用者來與計算裝置2100互動。顯示子系統2130包括顯示介面2132，其包括使用以提供顯示給使用者的特別螢幕或硬體裝置。在一實施例中，顯示介面2132包括自處理器2110分離的邏輯，用以進行關於顯示器的至少一些處理。在一實施例中，顯示子系統2130包括觸控螢幕(或觸控板(touch pad))裝置，其提供輸出及輸入兩者給使用者。 [0076]I/O控制器2140代表關於與使用者互動的硬體裝置和軟體組件。I/O控制器2140可操作以管理作為音頻子系統2120及/或顯示子系統2130之一部分的硬體。此外，I/O控制器2140闡述用於額外裝置的連接點，其連接到計算裝置2100，使用者透過該計算裝置可與系統互動。例如，能被附接到計算裝置2100的裝置可包括麥克風裝置、揚聲器或立體聲系統、視頻系統或其它顯示裝置、鍵盤或鍵板裝置或用於以像是讀卡機(card reader)或其它裝置的特定應用來使用的其它I/O裝置。 [0077]如上所提及的，I/O控制器2140能與音頻子系統2120及/或顯示子系統2130來互動。例如，透過麥克風或其它音頻裝置的輸入能提供用於計算裝置2100之一或多個應用或功能的輸入或命令。此外，能取代顯示輸出或除了顯示輸出以外提供音頻輸出。在另一範例中，若顯示子系統2130包括觸控螢幕，則顯示裝置亦作為輸入裝置，其能至少部分地由I/O控制器2140來管理。在計算裝置2100上亦能有額外的按鈕或開關，用以提供由I/O控制器2140管理的I/O功能。 [0078]在一實施例中，I/O控制器2140管理像是加速度計、攝像機、光感測器或其它環境感測器的裝置，或是能被包括在計算裝置2100中的其它硬體。輸入能為一部分的直接使用者互動以及提供環境輸入給系統用以影響其操作(像是對於噪音過濾、針對亮度偵測調整顯示器、施用用於攝像機的閃光或其它特徵)。 [0079]在一實施例中，計算裝置2100包括電源管理2150，其管理電池功率使用、電池之充電及關於電源節約操作的特徵。記憶體子系統2160包括記憶體裝置以用於儲存在計算裝置2100中的資訊。記憶體能包括非揮發性(若對記憶體裝置的電力中斷，狀態不會改變)及/或揮發性(若對記憶體裝置的電力中斷，狀態為未定的)記憶體裝置。記憶體子系統2160能儲存關於執行計算裝置2100之應用及功能的應用資料、使用者資料、音樂、相片、文件或其它資料以及系統資料(無論長期或暫時)。 [0080]實施例之元件亦被提供為機器可讀媒體(例如，記憶體2160)以用於儲存電腦可執行指令(例如，用以實施於此討論的任何其它過程的指令)。機器可讀媒體(例如，記憶體2160)可包括(但不限於)快閃記憶體、光碟、CD-ROM、DVD ROM、RAM、EPROM、EEPROM、磁或光卡、相變記憶體(PCM; phase change memory)或合適於儲存電子或電腦可執行指令的其它類型機器可讀媒體。例如，本揭露之實施例可被下載為電腦程式(例如，BIOS)，其可藉由經由通訊鏈結(例如，數據機或網路連接)的資訊信號之方式從遠端電腦(例如，伺服器)轉移到請求的電腦(例如，客戶端)。 [0081]通訊連結(Connectivity)2170包括用以致能計算裝置2100來與外部裝置通訊的硬體裝置(例如，無線及/或有線的連接器和通訊硬體)和軟體組件(例如，驅動程式、協定堆疊(protocol stack))。通訊裝置2100可以為分開的裝置，像是其它計算裝置、無線存取點或基地台以及像是耳麥組(headset)、印表機或其它裝置的周邊設備。 [0082]通訊連結2170能包括多個不同類型的通訊連結。概括而言，計算裝置2100係闡述具有蜂巢式通訊連結2172和無線通訊連結2174。蜂巢式通訊連結2172一般指的是由無線載波提供的蜂巢式網路通訊連結，像是經由GSM(用於行動通訊的全球系統)或變化或衍生、CDMA(分碼多重存取)或變化或衍生、TDM(分時多工)或變化或衍生或其它蜂巢式服務標準所提供。無線通訊連結(或無線介面)2174指的是非蜂巢式的無線通訊連結，且能包括個人區域網路(像是藍牙、近場(Near Field)等)、局部區域網路(像是WiFi)及/或廣域網路(像是WiMax)或其它無線通訊。 [0083]周邊連接2180包括硬體介面和連接器以及軟體組件(例如，驅動程式、協定堆疊)，用以作成周邊連接。將了解的是，計算裝置2100可以為到其它計算裝置(「到」2182)以及讓周邊裝置(「自」2184)連接到其的周邊裝置。計算裝置2100常具有「對接(docking)」連接器，用以連接到其它計算裝置，以為了像是管理(例如，下載及/或上載、改變、同步)在計算裝置2100上的內容。此外，對接連接器能允許計算裝置2100連接到允許計算裝置2100控制內容輸出的某些周邊，例如連接到視聽(audiovisual)或其它系統。 [0084]除了專屬對接連接器或其它專屬連接硬體以外，計算裝置2100能經由普通或基於標準的連接器作成周邊連接2180。普通類型能包括通用串列匯流排(USB; Universal Serial Bus)連接器(其能包括若干個不同硬體介面之任一者)、包括迷你顯示埠(MDP; MiniDisplayPort)的顯示埠(DisplayPort)、高解析度多媒體介面(HDMI; High Definition Multimedia Interface)、火線(Firewire)或其它類型。 [0085]在一些實施例中，SOC 2100包括感測器2190(例如，溫度感測器、加速度計、陀螺儀等)。在一些實施例中，SOC 2100包括一或多個MEMs 2200(微機電系統)。 [0086]在說明書中參考「實施例」、「一實施例」、「一些實施例」或「其它實施例」意味連同實施例說明的特別特徵、結構或特性被包括在至少一些實施例中，但不必然在所有實施例中。「實施例」、「一實施例」或「一些實施例」之各方面的出現並不必然全指的是相同的實施例。若說明書述及組件、特徵、結構或特性「可(may)」、「可能(might)」或「可以(could)」被包括，則該特別組件、特徵、結構或特性並不要求要被包括。若說明書或申請專利範圍指的是「一種」或「一」元件，其並不意味有該些元件其中僅一者。若說明書或申請專利範圍指的是「額外的」元件，其並未排除有多於一個該額外元件。 [0087]進一步而言，特別特徵、結構、功能、或特性可在一或多個實施例中以任何合適的方式來結合。例如，第一實施例可與第二實施例結合於在與兩個實施例關聯的特別特徵、結構、功能或特性不互斥的任何處。 [0088]在當本揭露已連同其特定實施例說明的同時，按照前述說明，這類實施例的許多替代、修飾及變化將對本領域具有通常知識之該些者為顯見的。本揭露之實施例打算要包含所有這類替代、修飾及變化以致落入所附的申請專利範圍的寬闊範圍。 [0089]此外，對積體電路(IC)晶片及其它組件的周知的電源/接地連接可或不可繪示於提出的圖內，以為了闡述及討論的簡化，且以致不會模糊本揭露。進一步，可以方塊圖形式繪示佈設以為了避免模糊本揭露，且亦鑒於相對於實施這類方塊圖佈設的特異性高度取決於本揭露要被實施於其內的平台的事實(亦即，這樣的特異性應恰當的在本領域具有通常知識者的見識內)。在當提出特定細節(例如，電路)以為了說明本揭露之範例實施例下，對本領域具有通常知識者應顯見的是，本揭露能在不具有或具有這些特定細節下被實踐。因此，本發明說明要被視為闡述性的而非限制的。 [0090]下列條項屬於進一步實施例。在範例款項中的特異性可在一或多個實施例中任何處被使用。於此說明的設備之所有可選的特微亦可相對於方法或過程來實施。 [0091]條項1. 一種設備包含：基板；具有第一側和第二側的晶粒，其中該晶粒被裝設在該基板上使得該晶粒之該第一側面對該基板，且其中該晶粒之該第一側的至少部分被移除以在該晶粒中形成凹入部；以及組件，其中該組件的至少一部分被配置在該第一晶粒中的該凹入部中。 [0092]條項2. 如條項1所述的設備，其中該組件被裝設在該基板上且被電耦接至該基板。 [0093]條項3. 如條項1所述的設備，其中該組件被裝設在該晶粒上且被電耦接至該晶粒。 [0094]條項4. 如條項1~3之任一項所述的設備，其中該組件(i)透過第一互連結構被電耦接至該晶粒以及(ii)透過第二互連結構被電耦接至該基板。 [0095]條項5. 如條項1~3之任一項所述的設備，其中該晶粒之該第一側為該晶粒的非有效側，且其中該晶粒的該第二側為該晶粒的有效側。 [0096]條項6. 如條項1~3之任一項所述的設備，其中該晶粒為第一晶粒，且其中該設備更包含：裝設在該第一晶粒之該第二側上的第二晶粒。 [0097]條項7. 如條項6所述的設備，更包含：裝設在該第一晶粒之該第二側上的第三晶粒。 [0098]條項8. 如條項6~7之任一項所述的設備，更包含：在該第一晶粒中形成的直通矽穿孔(TSV)，其中該第二晶粒透過在該第一晶粒中形成的該TSV電耦接至該基板。 [0099]條項9. 如條項1~8之任一項所述的設備，其中該組件為第一組件，且其中該設備更包含：第二組件，其中晶粒之該第一側的至少另一部分為未凹入的，且其中該第二組件被附接到該晶粒之該第一側的該至少另一部分，使得該第二組件在該晶粒與該基板之間。 [0100]條項10. 一種半導體封裝，包含：如條項1~9之任一項所述的設備；以及至少部分囊封該晶粒的模製複合物。 [0101]條項11. 一種半導體封裝，包含：基板；裝設在該基板上的複數個晶粒，該複數個晶粒包含裝設在該基板上的第一晶粒；在該第一晶粒中形成的凹入區域；以及至少部分配置在該凹入區域內的組件。 [0102]條項12. 如條項11所述的半導體封裝，其中：該組件經由一或多個互連結構電耦接至該基板。 [0103]條項13. 如條項11所述的半導體封裝，其中：該組件經由一或多個互連結構電耦接至該第一晶粒。 [0104]條項14. 如條項11~13之任一項所述的半導體封裝，更包含：至少部分囊封該複數個晶粒的模製複合物。 [0105]條項15. 如條項11~14之任一項所述的半導體封裝，其中：該凹入區域形成於該第一晶粒之非有效側中。 [0106]條項16. 如條項15所述的半導體封裝，其中：該複數個晶粒包含裝設在該第一晶粒之有效側上的第二晶粒。 [0107]條項17. 如條項11~16之任一項所述的半導體封裝，其中該組件為第一組件，且其中該半導體封裝更包含：配置在該第一晶粒之未凹入區域與該基板之間的第二組件。 [0108]條項18. 一種方法，包含：形成第一晶粒；移除該第一晶粒之部分以在該第一晶粒中形成凹入區域；形成基板；將組件裝設到該基板上；以及將該第一晶粒裝設在該基板上使得該組件至少部分被配置在該第一晶粒中的該凹入區域內。 [0109]條項19. 如條項18所述的方法，其中該凹入區域形成在該第一晶粒之第一側上，且其中該方法更包含：以覆晶晶片組態將第二晶粒裝設到該第一晶粒的第二側上。 [0110]條項20. 如條項19所述的方法，其中該第一晶粒之該第一側為該第一晶粒的非有效側，且其中該第一晶粒的該第二側為該第一晶粒的有效側。 [0111]條項21. 如條項19~20之任一項所述的方法，更包含：在該第一晶粒中形成的直通矽穿孔(TSV)，以及透過該TSV將該第二晶粒電耦接到該基板。 [0112]條項22. 如條項18~21之任一項所述的方法，更包含：將另一組件附接到該第一晶粒之未凹入區域，使得該另一組件在該第一晶粒與該基板之間。 [0113]條項23. 如條項18~21之任一項所述的方法，更包含：透過第一互連結構將該組件電耦接至該第一晶粒。 [0114]條項24. 如條項23所述的方法，更包含：透過第二互連結構將該組件電耦接至該基板。 [0115]條項25. 一種設備，包含：用於進行如條項18~24之任一項所述的方法的機構。 [0116]條項26. 一種設備，包含：用於形成第一晶粒的機構；用於移除該第一晶粒之部分以在該第一晶粒中形成凹入區域的機構；用於形成基板的機構；用於將組件裝設到該基板上的機構；以及用於將該第一晶粒裝設到該基板上使得該組件至少部分被配置在該第一晶粒中的該凹入區域內的機構。 [0117]條項27. 如條項26所述的設備，其中該凹入區域形成在該第一晶粒之第一側上，且其中該設備更包含：用於以覆晶晶片組態將第二晶粒裝設到該第一晶粒的第二側上的機構。 [0118]條項28. 如條項27所述的設備，其中該第一晶粒之該第一側為該第一晶粒的非有效側，且其中該第一晶粒的該第二側為該第一晶粒的有效側。 [0119]條項29. 如條項27~28之任一項所述的設備，更包含：用於在該第一晶粒中形成直通矽穿孔(TSV)的機構；以及用於透過該TSV將該第二晶粒電耦接到該基板的機構。 [0120]條項30. 如條項26~30之任一項所述的設備，更包含：用於將另一組件附接到該第一晶粒之未凹入區域使得該另一組件在該第一晶粒與該基板之間的機構。 [0121]條項31. 如條項26~31之任一項所述的設備，更包含：用於透過第一互連結構將該組件電耦接至該第一晶粒的機構。 [0122]條項32. 如條項31所述的設備，更包含：用於透過第二互連結構將該組件電耦接至該基板的機構。 [0123]提供摘要，其將允許讀者確定本技術揭露的本質及要旨。具理解的提出摘要而其將不會被使用來限定申請專利範圍之範圍或意義。下列申請專利範圍係以各自獨立的請求項作為分開的實施例特此併入詳細的發明說明中。
[0124]
100‧‧‧半導體封裝
102a‧‧‧晶粒
102b‧‧‧晶粒
102c‧‧‧晶粒
104‧‧‧基板
106‧‧‧互連結構
108‧‧‧互連結構
S1a‧‧‧晶粒102a之頂部表面
S1b‧‧‧晶粒102a之底部表面
110‧‧‧互連結構
112‧‧‧互連結構
114‧‧‧互連結構
116‧‧‧互連結構
118‧‧‧直通矽穿孔
120‧‧‧模製複合物
122‧‧‧互連組件
124‧‧‧組件
126‧‧‧互連結構
128‧‧‧互連結構
130‧‧‧凹入區域
100a‧‧‧部分的封裝
100b‧‧‧部分的封裝
100c‧‧‧部分的封裝
100d‧‧‧部分的封裝
300a‧‧‧部分的封裝
308‧‧‧互連墊
400‧‧‧半導體封裝
130’‧‧‧凹入區域
430‧‧‧凹入區域
500‧‧‧半導體封裝
118’‧‧‧直通矽穿孔
500a‧‧‧封裝
500b‧‧‧封裝
501‧‧‧互連墊
530‧‧‧凹入區域
600‧‧‧半導體封裝
126’‧‧‧互連結構
126”‧‧‧互連結構
128’‧‧‧互連結構
128”‧‧‧互連結構
700‧‧‧半導體封裝
706‧‧‧互連結構
708‧‧‧互連結構
710‧‧‧互連墊
118”‧‧‧直通矽穿孔
724‧‧‧組件
700b‧‧‧封裝
706’‧‧‧互連結構
708’‧‧‧互連結構
710’‧‧‧互連墊
2100‧‧‧計算裝置
2110‧‧‧第一處理器
2120‧‧‧音頻子系統
2130‧‧‧顯示子系統
2132‧‧‧顯示介面
2140‧‧‧I/O控制器
2150‧‧‧電源管理
2160‧‧‧記憶體子系統
2170‧‧‧通訊連結
2172‧‧‧蜂巢式通訊連結
2174‧‧‧無線通訊連結
2180‧‧‧周邊連接
2190‧‧‧感測器
2200‧‧‧微機電系統
[0003]本揭露之實施例將從下面給定的詳細說明以及從本揭露之各種實施例之附隨的圖式更充分地了解，然而其不應被採用來將本揭露限制到特定實施例，而僅用於解釋或了解。 [0004]圖1依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來在第一晶粒中的凹入區中容納組件。 [0005]圖2A~2G依據一些實施例闡述形成半導體封裝的過程，其中該半導體封裝包含在組件裝設於其中的晶粒中的凹入區域。 [0006]圖3A~3D依據一些實施例闡述形成半導體封裝的另一過程，其中該半導體封裝包含在組件裝設於其中的晶粒中的凹入區域。 [0007]圖4依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒和基板被選擇性地凹入以容納組件。 [0008]圖5A依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納電耦接至該第一晶粒的組件。 [0009]圖5B依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒和基板被選擇性地凹入來容納電耦接至該第一晶粒的組件。 [0010]圖6依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納電耦接至該第一晶粒及至基板的組件。 [0011]圖7A依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納第一組件，且其中第二組件配置在該第一晶粒之未凹入區域與該基板之間。 [0012]圖7B依據一些實施例闡述包含堆疊的複數個晶粒之半導體封裝的剖面視圖，其中該堆疊的複數個晶粒之第一晶粒被選擇性地凹入來容納第一組件，且其中第二組件配置在該第一晶粒之未凹入的區域與該基板之間且附接至該基板。 [0013]圖8依據一些實施例闡述描繪用於將組件配置在晶粒之凹入的區域中的方法之流程圖，其中該晶粒為堆疊的多個晶粒之一部分。 [0014]圖9依據一些實施例闡述計算裝置、智慧裝置、計算裝置或電腦系統或SoC(晶片上系統)，在其中第二晶粒以覆晶晶片組態堆疊於第一晶粒上，其中該第一晶粒之非有效側被凹入且組件係配置至少部分在該第一晶粒中的凹入區域上。

Claims (20)

  1. 一種設備，包含： 　　基板； 　　具有第一側和第二側的晶粒，其中該晶粒被裝設在該基板上使得該晶粒之該第一側面對該基板，且其中該晶粒之該第一側的至少部分被移除以在該晶粒中形成凹入部；以及 　　組件，其中該組件的至少一部分被配置在該第一晶粒中的該凹入部中。
  2. 如申請專利範圍第1項所述的設備，其中該組件被裝設在該基板上且被電耦接至該基板。
  3. 如申請專利範圍第1項所述的設備，其中該組件被裝設在該晶粒上且被電耦接至該晶粒。
  4. 如申請專利範圍第1項所述的設備，其中該組件(i)透過第一互連結構被電耦接至該晶粒以及(ii)透過第二互連結構被電耦接至該基板。
  5. 如申請專利範圍第1項所述的設備，其中該晶粒之該第一側為該晶粒的非有效側，且其中該晶粒的該第二側為該晶粒的有效側。
  6. 如申請專利範圍第1項的設備，其中該晶粒為第一晶粒，且其中該設備更包含： 　　裝設在該第一晶粒之該第二側上的第二晶粒。
  7. 如申請專利範圍第6項的設備，更包含： 　　裝設在該第一晶粒之該第二側上的第三晶粒。
  8. 如申請專利範圍第6項的設備，更包含： 　　在該第一晶粒中形成的直通矽穿孔(TSV)，其中該第二晶粒透過在該第一晶粒中形成的該TSV電耦接至該基板。
  9. 如申請專利範圍第1項的設備，其中該組件為第一組件，且其中該設備更包含： 　　第二組件，其中該晶粒之該第一側的至少另一部分為未凹入的，且其中該第二組件被附接到該晶粒之該第一側的該至少另一部分，使得該第二組件在該晶粒與該基板之間。
  10. 一種半導體封裝，包含： 　　基板； 　　在該基板上裝設的複數個晶粒，該複數個晶粒包含在該基板上裝設的第一晶粒； 　　在該第一晶粒中形成的凹入區域；以及 　　至少部分配置在該凹入區域內的組件。
  11. 如申請專利範圍第10項所述的半導體封裝，其中： 　　該組件經由一或多個互連結構被電耦接至該基板。
  12. 如申請專利範圍第10項所述的半導體封裝，其中： 　　該組件經由一或多個互連結構被電耦接至該第一晶粒。
  13. 如申請專利範圍第10項所述的半導體封裝，更包含： 　　至少部分囊封該複數個晶粒的模製複合物。
  14. 如申請專利範圍第10項所述的半導體封裝，其中： 　　該凹入區域係形成在該第一晶粒之非有效側中。
  15. 如申請專利範圍第14項所述的半導體封裝，其中： 　　該複數個晶粒包含裝設在該第一晶粒之有效側上的第二晶粒。
  16. 如申請專利範圍第14項所述的半導體封裝，其中該組件為第一組件，且其中該半導體封裝更包含： 　　配置在該第一晶粒之未凹入區域與該基板之間的第二組件。
  17. 一種方法，包含： 　　形成第一晶粒； 　　移除該第一晶粒之部分以在該第一晶粒中形成凹入區域； 　　形成基板； 　　將組件裝設在該基板上；以及 　　在該基板上裝設該第一晶粒以使得該組件至少部分被配置在該第一晶粒中的該凹入區域內。
  18. 如申請專利範圍第17項的方法，其中該凹入區域係形成在該第一晶粒之第一側上，且其中該方法更包含： 　　以覆晶晶片組態將第二晶粒裝設在該第一晶粒之第二側上。
  19. 如申請專利範圍第18項所述的方法，其中該第一晶粒之該第一側為該第一晶粒的非有效側，且該第一晶粒的該第二側為該第一晶粒的有效側。
  20. 如申請專利範圍第17項的方法，更包含： 　　將另一組件附接到該第一晶粒之未凹入區域，使得該另一組件在該第一晶粒與該基板之間。
TW106135296A 2016-12-30 2017-10-16 半導體封裝及用於半導體封裝的設備 TWI786068B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
??PCT/US16/69502 2016-12-30
WOPCT/US16/69502 2016-12-30
PCT/US2016/069502 WO2018125213A1 (en) 2016-12-30 2016-12-30 Recessed semiconductor die in a die stack to accommodate a component

Publications (2)

Publication Number Publication Date
TW201841314A true TW201841314A (zh) 2018-11-16
TWI786068B TWI786068B (zh) 2022-12-11

Family

ID=62709919

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106135296A TWI786068B (zh) 2016-12-30 2017-10-16 半導體封裝及用於半導體封裝的設備

Country Status (3)

Country Link
US (1) US20190287956A1 (zh)
TW (1) TWI786068B (zh)
WO (1) WO2018125213A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI739650B (zh) * 2020-01-28 2021-09-11 美商美光科技公司 具有近零接合線厚度之三維堆疊半導體總成
US11227814B2 (en) 2020-03-16 2022-01-18 Nanya Technology Corporation Three-dimensional semiconductor package with partially overlapping chips and manufacturing method thereof

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10910321B2 (en) * 2017-11-29 2021-02-02 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of making the same
US10770398B2 (en) * 2018-11-05 2020-09-08 Micron Technology, Inc. Graphics processing unit and high bandwidth memory integration using integrated interface and silicon interposer
US11264332B2 (en) 2018-11-28 2022-03-01 Micron Technology, Inc. Interposers for microelectronic devices
US11387222B2 (en) 2019-10-18 2022-07-12 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit package and method
DE102020114141B4 (de) * 2019-10-18 2024-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Integriertes schaltungspackage und verfahren
US11715754B2 (en) * 2020-06-09 2023-08-01 Mediatek Inc. Semiconductor package with TSV inductor
US20230207525A1 (en) * 2021-12-24 2023-06-29 Intel Corporation Ic die stacking with mixed hybrid and solder bonding

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7242101B2 (en) * 2004-07-19 2007-07-10 St Assembly Test Services Ltd. Integrated circuit die with pedestal
US8264846B2 (en) * 2006-12-14 2012-09-11 Intel Corporation Ceramic package substrate with recessed device
US20100073894A1 (en) * 2008-09-22 2010-03-25 Russell Mortensen Coreless substrate, method of manufacturing same, and package for microelectronic device incorporating same
US20110032685A1 (en) * 2009-08-07 2011-02-10 Sony Corporation Interposer, module, and electronics device including the same
US9030010B2 (en) * 2012-09-20 2015-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices and methods
KR102245770B1 (ko) * 2013-10-29 2021-04-28 삼성전자주식회사 반도체 패키지 장치
US9496248B2 (en) * 2014-01-06 2016-11-15 Fujitsu Limited Interposer for integrated circuit chip package
US9196586B2 (en) * 2014-02-13 2015-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package including an embedded surface mount device and method of forming the same
US9510454B2 (en) * 2014-02-28 2016-11-29 Qualcomm Incorporated Integrated interposer with embedded active devices
TWI557854B (zh) * 2014-12-15 2016-11-11 財團法人工業技術研究院 整合式毫米波晶片封裝結構
US9418926B1 (en) * 2015-05-18 2016-08-16 Micron Technology, Inc. Package-on-package semiconductor assemblies and methods of manufacturing the same

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI739650B (zh) * 2020-01-28 2021-09-11 美商美光科技公司 具有近零接合線厚度之三維堆疊半導體總成
US11393791B2 (en) 2020-01-28 2022-07-19 Micron Technology, Inc. Three-dimensional stacking semiconductor assemblies with near zero bond line thickness
US12027498B2 (en) 2020-01-28 2024-07-02 Micron Technology, Inc. Three-dimensional stacking semiconductor assemblies with near zero bond line thickness
US11227814B2 (en) 2020-03-16 2022-01-18 Nanya Technology Corporation Three-dimensional semiconductor package with partially overlapping chips and manufacturing method thereof
TWI763295B (zh) * 2020-03-16 2022-05-01 南亞科技股份有限公司 半導體封裝結構及其製備方法

Also Published As

Publication number Publication date
TWI786068B (zh) 2022-12-11
US20190287956A1 (en) 2019-09-19
WO2018125213A1 (en) 2018-07-05

Similar Documents

Publication Publication Date Title
TW201841314A (zh) 在晶粒堆疊中用以容納組件之凹入的半導體晶粒
TWI673843B (zh) 具有後端被動元件的積體電路晶粒及相關方法
US10880994B2 (en) Top-side connector interface for processor packaging
US20180352649A1 (en) Connector interface for processor packaging
TW201546974A (zh) 具有一被動微電子裝置設置於一封裝體中的微電子封裝技術
US10714446B2 (en) Apparatus with multi-wafer based device comprising embedded active and/or passive devices and method for forming such
JP2014517545A (ja) マイクロエレクトロニクスダイ、当該ダイを含む積層ダイ及びコンピュータシステム、当該ダイ内に多チャネル通信路を製造する方法、並びに、積層ダイパッケージの部品間での電気通信を可能にする方法
US20190311983A1 (en) Stacking multiple dies having dissimilar interconnect structure layout and pitch
US11705377B2 (en) Stacked die cavity package
US11784165B2 (en) Monolithic chip stacking using a die with double-sided interconnect layers
US10879152B2 (en) Through mold via (TMV) using stacked modular mold rings
US11948831B2 (en) Apparatus with multi-wafer based device and method for forming such
US10892248B2 (en) Multi-stacked die package with flexible interconnect
US11742270B2 (en) Landing pad apparatus for through-silicon-vias
CN103855135A (zh) 三维硅穿孔构建
US11037916B2 (en) Apparatus with multi-wafer based device comprising embedded active devices and method for forming such
CN111492476A (zh) 具有引线框架的灵活且集成的模块封装的组装