TW201727241A - Probe card capable of replacing daughter board and method of using thereof applicable to high frequency testing - Google Patents
Probe card capable of replacing daughter board and method of using thereof applicable to high frequency testing Download PDFInfo
- Publication number
- TW201727241A TW201727241A TW105130058A TW105130058A TW201727241A TW 201727241 A TW201727241 A TW 201727241A TW 105130058 A TW105130058 A TW 105130058A TW 105130058 A TW105130058 A TW 105130058A TW 201727241 A TW201727241 A TW 201727241A
- Authority
- TW
- Taiwan
- Prior art keywords
- test
- board
- area
- sub
- motherboard
- Prior art date
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Measuring Leads Or Probes (AREA)
Abstract
Description
本發明係與探針卡有關,特別是關於一種可更換子板之探針卡及其使用方法。The present invention relates to probe cards, and more particularly to a probe card for a replaceable daughter board and method of use thereof.
請參閱我國專利編號577988,該專利所提供之探針卡主要包含有一母板、一設於該母板底面且設有探針之探針頭,以及一設於該母板頂面之子板,該母板之頂面設有多數用以與測試機電性連接的測試接點,藉由母板及子板的內部電路以及設於母板及子板之電子元件所構成的處理電路,該等測試接點係分別與探針電性連接。此種探針卡主要係用以供處理電路之至少部分的電子元件設於該子板,以解決無子板之探針卡可供測試接點及處理電路設置之面積不足的問題。Please refer to the Chinese Patent No. 577988. The probe card provided by the patent mainly comprises a mother board, a probe head disposed on the bottom surface of the motherboard and having a probe, and a daughter board disposed on the top surface of the motherboard. The top surface of the motherboard is provided with a plurality of test contacts for electrically connecting to the test, and the processing circuit formed by the internal circuits of the motherboard and the daughter board and the electronic components disposed on the motherboard and the daughter board. The test contacts are electrically connected to the probes, respectively. The probe card is mainly used for the electronic component of at least part of the processing circuit to be disposed on the daughter board, so as to solve the problem that the probe card of the daughterless board is insufficient for the test contact and the processing circuit.
隨著現今電子產品之電子元件運作條件越趨高頻,探針卡之性能需求亦越趨高頻化,探針卡必須能在受測之電子元件與測試機之間有效傳輸高頻測試訊號,如此方能準確地反應出測試結果。然而,習用之如前述具有子、母板的探針卡未有符合高頻測試需求之設計,因此仍有待改進。As the operating conditions of electronic components of electronic products become higher and higher, the performance requirements of probe cards become higher and higher, and the probe card must be able to efficiently transmit high-frequency test signals between the tested electronic components and the tester. In order to accurately reflect the test results. However, the conventional probe card having the sub- and mother boards does not have a design that meets the requirements for high-frequency testing, and therefore needs to be improved.
有鑑於上述缺失,本發明之主要目的在於提供一種可更換子板之探針卡,可符合高頻測試之需求。In view of the above-mentioned deficiencies, the main object of the present invention is to provide a probe card with a replaceable daughter board that meets the requirements of high frequency testing.
為達成上述目的,本發明所提供之可更換子板之探針卡包含有一母板、一子板、至少一中介體,以及一探針頭。該母板具有朝向相反方向之一上表面及一下表面、複數設於該上表面之電性接點、一子板對應區,以及一位於該子板對應區內的探針區,該等電性接點將該母板之上表面區分出一鄰接該母板一周緣的第一測試區、位於該子板對應區與該第一測試區之間的至少一第二測試區,以及位於該子板對應區內的至少一中介體連接區,該母板之電性接點包含有複數位於該第一測試區之第一測試接點、複數位於該第二測試區之第二測試接點,以及複數位於該中介體連接區之中介體連接點。該子板設有至少一電子元件,該子板具有朝向相反方向之一上表面及一下表面,該子板之下表面具有至少一中介體連接區,該子板之中介體連接區設有複數中介體連接點。該中介體係連接該母板之中介體連接點及該子板之中介體連接點,使得該子板係以其下表面朝向該母板之上表面且位置對應該子板對應區地設置於該母板上方,該等第一測試接點及第二測試接點其中一部分係與該母板之中介體連接點電性連接並透過該中介體而與該子板電性連接。該探針頭係設於該母板之下表面,該探針頭設有位置對應於該探針區之複數探針,各該探針係與該等第一測試接點及第二測試接點至少其中之一電性連接,部分之探針係透過該母板及該中介體而與該子板電性連接。To achieve the above object, the probe card of the replaceable daughter board provided by the present invention comprises a mother board, a daughter board, at least one intermediate body, and a probe head. The motherboard has an upper surface and a lower surface facing in opposite directions, a plurality of electrical contacts disposed on the upper surface, a sub-plate corresponding region, and a probe region located in a corresponding region of the sub-board, the electric The sexual contact distinguishes the upper surface of the motherboard from a first test area adjacent to a peripheral edge of the motherboard, at least a second test area between the corresponding area of the sub-board and the first test area, and is located at the sub-test At least one intermediate connection area in the corresponding area of the board, the electrical contact of the motherboard includes a plurality of first test contacts located in the first test area, and a plurality of second test contacts located in the second test area. And a plurality of intermediaries connection points located in the interposer connection area. The sub-board is provided with at least one electronic component, the sub-board has an upper surface and a lower surface facing in opposite directions, and the lower surface of the sub-board has at least one intermediate connection area, and the intermediate connection area of the sub-board is provided with plural Intermediary connection point. The interposer connects the interposer connection point of the motherboard and the interposer connection point of the sub-board such that the sub-board is disposed with the lower surface facing the upper surface of the motherboard and corresponding to the corresponding area of the sub-board. A portion of the first test contact and the second test contact are electrically connected to the intermediate connection point of the motherboard and electrically connected to the sub-board through the interposer. The probe head is disposed on a lower surface of the motherboard, and the probe head is provided with a plurality of probes corresponding to the probe area, and the probes are connected to the first test contacts and the second test At least one of the points is electrically connected, and a part of the probe is electrically connected to the sub-board through the motherboard and the interposer.
藉此,該等第一測試接點及第二測試接點其中一部分係能先將測試訊號傳送至該子板,以使測試訊號經由該子板上的電子元件處理後再傳送至探針;而該等第一測試接點及第二測試接點中的另一部分則可將測試訊號不經由該子板而直接傳送至探針,未經子板之訊號傳送路徑較短,可使測試訊號受到較少的電磁干擾,因此適用於傳送高頻訊號。此外,該等第二測試接點係較該等第一測試接點更靠近該子板及該等探針,因此經由第二測試接點之訊號傳送路徑也會較短,尤其是未與子板電性連接之第二測試接點更可符合高頻測試需求。Thereby, a part of the first test contact and the second test contact can transmit the test signal to the daughter board first, so that the test signal is processed by the electronic component on the daughter board and then transmitted to the probe; And the other part of the first test contact and the second test contact can transmit the test signal directly to the probe without the sub-board, and the signal transmission path without the sub-board is short, and the test signal can be made. It is subject to less electromagnetic interference and is therefore suitable for transmitting high frequency signals. In addition, the second test contacts are closer to the daughter board and the probes than the first test contacts, so the signal transmission path via the second test contact is also shorter, especially the unconnected The second test contact of the board electrical connection can meet the high frequency test requirements.
較佳地,該母板之第二測試區及中介體連接區可共同圍繞該探針區。例如,該母板可具有複數該第二測試區及複數該中介體連接區,各該中介體連接區係位於二該第二測試區之間。藉此,該第二測試區與該探針區之間不受中介體連接區分隔開,使得第二測試接點更靠近子板及探針,因此更縮短訊號傳送路徑,探針甚至可直接銲接於該母板下表面位置對應於第二測試區的電性接點,不但不會受到該母板下表面位置對應於中介體連接區的電性接點影響,也不會增加佈針複雜度,更可縮短訊號傳送路徑。Preferably, the second test zone and the interposer connection zone of the motherboard may surround the probe zone together. For example, the motherboard may have a plurality of the second test zone and a plurality of the mediator connection zones, and each of the mediator connection zones is located between the second test zones. Thereby, the second test area and the probe area are separated from each other by the intermediary connection, so that the second test contact is closer to the daughter board and the probe, thereby shortening the signal transmission path, and the probe can even directly The electrical contact soldered to the lower surface of the motherboard corresponds to the electrical contact of the second test zone, and is not affected by the electrical contact of the lower surface of the motherboard corresponding to the connection region of the intermediate body, and does not increase the complexity of the needle. Degree, the signal transmission path can be shortened.
更佳地,該母板可具有位於該探針區之二相對側的二該第二測試區,以及位於該探針區之另二相對側的二該中介體連接區,該母板能定義出一實質上通過各該第二測試區中心之第一假想直線以及一實質上垂直於該第一假想直線之第二假想直線,該第二假想直線係實質上通過該母板之各該中介體連接區中心;換言之,相鄰之第二測試區與中介體連接區的中心位置約相差90度,如此之設計使得該母板之電性接點分佈得更為簡潔,不但可提高空間利用性,且可降低佈針複雜度。此外,該母板可具有一將其第二測試區及中介體連接區與該第一測試區分隔開之中間區;如此之設計使得該母板之電性接點分佈得更為簡潔、降低佈針複雜度,並可供電子元件或其他電性接點設於該中間區。More preferably, the mother board may have two second test areas on opposite sides of the probe area, and two intermediate connection areas on the other opposite sides of the probe area, the mother board being capable of defining Forming a first imaginary line substantially passing through the center of each of the second test zones and a second imaginary line substantially perpendicular to the first imaginary line, the second imaginary line substantially passing through the intermediary of the motherboard The center of the body connection zone; in other words, the center position of the adjacent second test zone and the intermediate body connection zone is about 90 degrees apart. The design makes the electrical contacts of the motherboard more compact, which not only improves space utilization. Sex, and can reduce the complexity of the needle. In addition, the motherboard may have an intermediate region separating the second test zone and the intermediate connection zone from the first test; the design is such that the electrical contacts of the motherboard are more compact and reduced. The needle is complex and can be provided with electronic components or other electrical contacts in the intermediate zone.
較佳地,該子板可具有一位置對應該探針區之電子元件區,以及位於該電子元件區外圍之複數該中介體連接區,該至少一電子元件係設於該電子元件區,該母板具有位於該探針區外圍之複數該中介體連接區,該子板之中介體連接區藉由複數該中介體而分別連接於該母板之中介體連接區。藉此,該子板之中介體連接區係與電子元件區分開且位於電子元件區外圍,可使得該子板之中介體連接點與電子元件的分佈更為簡潔,且其之間需設置外部跳線時可更為簡潔有系統。換言之,該子板之上表面可(但不限於)設有複數電性接點,該等電性接點位置對應該子板之中介體連接區且分別與該子板之中介體連接點電性連接,以藉由在該子板上表面的電性接點與電子元件之間設置外部跳線而使得該等中介體連接點與電子元件電性連接。Preferably, the daughter board can have an electronic component area corresponding to the probe area, and a plurality of the intermediate body connection area located at the periphery of the electronic component area, and the at least one electronic component is disposed in the electronic component area. The mother board has a plurality of the intermediate body connection areas located at the periphery of the probe area, and the intermediate body connection area of the daughter board is respectively connected to the intermediate body connection area of the mother board by a plurality of the intermediate bodies. Thereby, the interposer connection region of the sub-board is separated from the electronic component and located at the periphery of the electronic component region, so that the distribution of the interposer connection point and the electronic component of the sub-board is more concise, and an external portion is required between the sub-boards. Jumpers can be more concise and systematic. In other words, the upper surface of the sub-board may be, but not limited to, provided with a plurality of electrical contacts, the electrical contact locations corresponding to the interposer connection regions of the sub-boards and respectively connected to the interposer of the sub-board The connection is made to electrically connect the intermediate connection points to the electronic components by providing external jumpers between the electrical contacts on the surface of the daughterboard and the electronic components.
較佳地,與中介體連接點電性連接之第一測試接點的數量係大於與中介體連接點電性連接之第二測試接點的數量。如此之設計可讓經過子板之訊號傳送路徑有較多數是位於第一測試區,以使第一測試區主要傳送中、低頻訊號而第二測試區主要傳送高頻訊號。Preferably, the number of first test contacts electrically connected to the interposer connection point is greater than the number of second test contacts electrically connected to the interposer connection point. The design is such that a greater number of signal transmission paths through the daughter board are located in the first test area, so that the first test area mainly transmits medium and low frequency signals and the second test area mainly transmits high frequency signals.
較佳地,未與該子板電性連接之第二測試接點在全部第二測試接點中所佔之比例係高於未與該子板電性連接之第一測試接點在全部第一測試接點中所佔之比例。如此之設計可讓第二測試區之較短訊號傳送路徑的比例大於第一測試區之較短訊號傳送路徑的比例,以使該探針卡有相當數量之極短的訊號傳送路徑,以更為符合高頻測試需求。Preferably, the second test contact that is not electrically connected to the daughter board occupies a proportion of all the second test contacts higher than the first test contact that is not electrically connected to the daughter board. The proportion of a test contact. The design is such that the ratio of the shorter signal transmission path of the second test area is greater than the ratio of the shorter signal transmission path of the first test area, so that the probe card has a relatively short number of signal transmission paths to further To meet the needs of high frequency testing.
較佳地,該母板可具有一位於該探針區之下透光孔,該子板具有一位置對應該下透光孔之上透光孔。藉此,該探針卡可適用於諸如CIS(CMOS image sensor)等影像感測元件或者其他光電元件的檢測作業。Preferably, the motherboard may have a light transmission hole below the probe region, and the daughter plate has a position corresponding to the light transmission hole above the light transmission hole. Thereby, the probe card can be applied to a detection operation of an image sensing element such as a CIS (CMOS image sensor) or other photoelectric element.
較佳地,該中介體可為一具有彈性頂針之電路板、一穿設有複數彈性件之連接板以及一異方性導電膠三者其中之一。Preferably, the interposer can be one of a circuit board having an elastic thimble, a connecting plate having a plurality of elastic members, and an anisotropic conductive adhesive.
藉由下述之使用方法,本發明所提供之可更換子板之探針卡可隨不同測試需求更換子板,以節省成本。By using the following method, the probe card of the replaceable daughter board provided by the invention can replace the daughter board with different test requirements, thereby saving cost.
本發明所提供之可更換子板之探針卡的使用方法包含有下列步驟:The method for using the probe card of the replaceable daughterboard provided by the present invention comprises the following steps:
a) 使用該探針卡測試一第一待測物;a) using the probe card to test a first test object;
b) 備製適用於測試一第二待測物之另一子板;b) preparing another sub-board suitable for testing a second object to be tested;
c) 拆卸該探針卡之子板;c) remove the daughter board of the probe card;
d) 將該另一子板安裝於該探針卡;以及d) mounting the other daughter board to the probe card;
e) 使用設有該另一子板之探針卡測試該第二待測物。e) testing the second analyte using a probe card provided with the other daughter board.
此外,依照使用需求,更可(但不限於)在該步驟e)之前將該探針頭更換為適用測試該第二待測物之另一探針頭。In addition, depending on the use requirements, it is more, but not limited to, to replace the probe head with another probe head suitable for testing the second analyte before the step e).
藉此,只要將該探針卡之子板更換為適用於待測物之子板,或者視使用需求而更將該探針卡之探針頭更換為適用於待測物之探針頭,其他部分不需更換,即可對不同之待測物進行檢測,如此可節省針對不同待測物購買不同之探針卡的成本。Therefore, the sub-board of the probe card can be replaced with a sub-board suitable for the object to be tested, or the probe head of the probe card can be replaced with a probe head suitable for the object to be tested, and other parts. Different test objects can be tested without replacement, which saves the cost of purchasing different probe cards for different objects to be tested.
較佳地,在該步驟a)及該步驟e)中,可依據一測試訊號之頻率以及該測試訊號為單端訊號(single-ended signal)或差動訊號(differential signal)而選擇性地將該測試訊號傳送至該第一測試區或該第二測試區。Preferably, in the step a) and the step e), the frequency of a test signal and the test signal are selectively selected as a single-ended signal or a differential signal. The test signal is transmitted to the first test zone or the second test zone.
較佳地,當該測試訊號為高頻訊號或差動訊號,則將該測試訊號傳送至該第二測試區。Preferably, when the test signal is a high frequency signal or a differential signal, the test signal is transmitted to the second test area.
有關本發明所提供之可更換子板之探針卡及其使用方法的詳細構造、特點、組裝或使用方式,將於後續的實施方式詳細說明中予以描述。然而,在本發明領域中具有通常知識者應能瞭解,該等詳細說明以及實施本發明所列舉的特定實施例,僅係用於說明本發明,並非用以限制本發明之專利申請範圍。The detailed construction, features, assembly or use of the probe card relating to the replaceable daughter board provided by the present invention and its method of use will be described in the detailed description of the subsequent embodiments. However, it should be understood by those of ordinary skill in the art that the present invention is not limited by the scope of the invention.
申請人首先在此說明,在以下將要介紹之實施例以及圖式中,相同之參考號碼,表示相同或類似之元件或其結構特徵。The Applicant first describes the same or similar elements or structural features thereof in the embodiments and the drawings which will be described below.
請參閱第1圖至第4圖,本發明一第一較佳實施例所提供之可更換子板之探針卡10包含有一母板20、一子板30、二中介體40,以及一探針頭50。Referring to FIG. 1 to FIG. 4, the probe card 10 of the replaceable daughter board according to the first preferred embodiment of the present invention includes a motherboard 20, a daughter board 30, two interposers 40, and a probe. Needle 50.
該母板20為一電路板,具有朝向相反方向之一上表面21及一下表面22,以及複數設於該上表面21之電性接點23、24、25。該母板20具有一與該子板30形狀對應之子板對應區26,以及一位於該子板對應區26內且概位於該母板20正中央之探針區27,依據該等電性接點23、24、25之位置分佈,該母板20之上表面21可區分出一鄰接該母板20之周緣28且呈環形的第一測試區211(佈設有電性接點23)、位於該子板對應區26與該第一測試區211之間的二第二測試區212(佈設有電性接點24)、位於該子板對應區26內的二中介體連接區213(佈設有電性接點25),以及一將該等第二測試區212及中介體連接區213與該第一測試區211分隔開之中間區214,該中間區214可為一環狀中間圈,該環狀中間區214的寬度大於兩個電性接點23或兩個電性接點24間的距離。換言之,該母板20之電性接點包含有用以與測試機電性連接之複數位於該第一測試區211之第一測試接點23、複數位於該等第二測試區212之第二測試接點24,以及用以與子板30電性連接之複數位於該等中介體連接區213之中介體連接點25。The motherboard 20 is a circuit board having an upper surface 21 and a lower surface 22 facing in opposite directions, and a plurality of electrical contacts 23, 24, 25 disposed on the upper surface 21. The motherboard 20 has a sub-board corresponding region 26 corresponding to the shape of the sub-board 30, and a probe region 27 located in the corresponding region 26 of the sub-board and located substantially in the center of the motherboard 20, according to the electrical connection The position of the points 23, 24, 25, the upper surface 21 of the motherboard 20 can distinguish a first test area 211 (with electrical contacts 23) adjacent to the periphery 28 of the motherboard 20 and is annular, located at Two second test areas 212 (with electrical contacts 24) between the sub-board corresponding area 26 and the first test area 211, and two inter-body connection areas 213 located in the corresponding area 26 of the sub-board The electrical contact 25), and an intermediate portion 214 separating the second test area 212 and the intermediate connection area 213 from the first test area 211, the intermediate area 214 may be an annular intermediate ring. The width of the annular intermediate portion 214 is greater than the distance between the two electrical contacts 23 or the two electrical contacts 24. In other words, the electrical contacts of the motherboard 20 include a plurality of first test contacts 23 located in the first test area 211 and a plurality of second test areas located in the second test areas 212. Point 24, and a plurality of interposer connection points 25 for electrically connecting to the daughter board 30 are located at the intermediate body connection regions 213.
該子板30為一電路板,具有朝向相反方向之一上表面31及一下表面32。請參閱第5圖,該子板30之下表面32具有二中介體連接區322,該二中介體連接區322之形狀及位置係對應於該母板20之中介體連接區213,且該子板30之中介體連接區322設有與該母板20之中介體連接點25數量及位置對應之複數中介體連接點324。The daughter board 30 is a circuit board having an upper surface 31 and a lower surface 32 facing in opposite directions. Referring to FIG. 5, the lower surface 32 of the sub-board 30 has two interposer connection regions 322, and the shape and position of the two inter-body connection regions 322 correspond to the inter-body connection region 213 of the motherboard 20, and the sub-interface The interposer connection region 322 of the board 30 is provided with a plurality of interposer connection points 324 corresponding to the number and location of the interposer connection points 25 of the motherboard 20.
該二中介體40係分別設於該母板20之該二中介體連接區213與該子板30之該二中介體連接區322之間,且該二中介體40係連接該母板20之中介體連接點25及該子板30之中介體連接點324,使得該子板30係以其下表面32朝向該母板20之上表面21地設置於該母板20上方,且該子板30之位置對應於該子板對應區26。第2圖中僅顯示其中一該中介體40,亦即設於第4圖中靠左邊之中介體連接區213上的中介體40,另一該中介體40係設於第4圖中靠右邊之中介體連接區213上,惟未顯示於圖式中。The two interposers 40 are respectively disposed between the two interposer connection regions 213 of the motherboard 20 and the two interposer connection regions 322 of the sub-board 30, and the two interposers 40 are connected to the motherboard 20 The interposer connection point 25 and the interposer connection point 324 of the sub-board 30 are disposed such that the sub-board 30 is disposed above the motherboard 20 with its lower surface 32 facing the upper surface 21 of the motherboard 20, and the sub-board The position of 30 corresponds to the sub-board corresponding area 26. Only one of the interposers 40, that is, the interposer 40 disposed on the left interposer connecting region 213 in Fig. 4, is shown in Fig. 2, and the other interposing body 40 is disposed on the right side in Fig. 4 The interposer connection area 213 is not shown in the drawing.
舉例而言,各該中介體40可為一上下表面設置有彈性頂針之電路板。如第6圖所示,該中介體40之電路板之上表面的電性接點41延伸有彈性頂針41a,下表面的電性接點42延伸有彈性頂針42a,並且,透過電路板內部佈線(圖中未示),彈性頂針42a與彈性頂針41a係電性連接。該中介體40裝設時,該電路板上表面之彈性頂針41a係電性頂接該子板30之中介體連接點324,該電路板下表面的之彈性頂針42a係電性頂接該母板之中介體連接點25,並且藉由多個螺絲(圖中未示)將子板30鎖固於該母板20上,如此一來,該母板20之中介體連接點25將透過中介體40而與該子板30電性連接。必須說明的是,將子板30機械固定於母板30的方式不限於使用諸如螺絲之類的鎖固元件,例如可使用扣具、壓合固接、黏著等方式達成。For example, each of the interposers 40 can be a circuit board provided with an elastic thimble on the upper and lower surfaces. As shown in FIG. 6, the electrical contact 41 on the upper surface of the circuit board of the interposer 40 extends with an elastic thimble 41a, and the electrical contact 42 of the lower surface extends with an elastic thimble 42a, and through the internal wiring of the circuit board. (not shown), the elastic thimble 42a is electrically connected to the elastic thimble 41a. When the interposer 40 is installed, the elastic thimble 41a on the surface of the circuit board electrically connects the intermediate connection point 324 of the sub-board 30, and the elastic ejector pin 42a on the lower surface of the circuit board electrically connects the female The interposer of the board is connected to the point 25, and the daughter board 30 is locked to the motherboard 20 by a plurality of screws (not shown), so that the intermediate connection point 25 of the motherboard 20 will pass through the intermediary. The body 40 is electrically connected to the sub-board 30. It should be noted that the manner in which the daughter board 30 is mechanically fixed to the motherboard 30 is not limited to the use of a locking member such as a screw, and may be achieved, for example, by using a clip, a press-fit, an adhesive, or the like.
其次,如第7圖所示,各該中介體40亦可為一穿設有複數彈性件44(例如彈性導電銷pogo pin)之連接板,以藉由該等彈性件44之上、下端分別頂抵該子板30之中介體連接點324及該母板20之中介體連接點25,使得該母板20之中介體連接點25與該子板30電性連接。Next, as shown in FIG. 7, each of the intermediate bodies 40 may be a connecting plate having a plurality of elastic members 44 (for example, elastic conductive pins), so that the upper and lower ends of the elastic members 44 are respectively The interposer connection point 324 of the sub-board 30 and the interposer connection point 25 of the motherboard 20 are electrically connected to the sub-board 30.
再者,如第8圖所示,各該中介體40亦可為一異方性導電膠(anisotropic conductive film;簡稱ACF),並以其中之導電微粒46而使該母板20之中介體連接點25與該子板30電性連接。在此情況下,子板30可藉由該異方性導電膠而直接固定在母板20上,而不需使用諸如螺絲之類的鎖固元件或扣具。Furthermore, as shown in FIG. 8, each of the interposers 40 may also be an anisotropic conductive film (ACF), and the interposers of the motherboard 20 are connected by the conductive particles 46 therein. Point 25 is electrically connected to the sub-board 30. In this case, the sub-board 30 can be directly fixed to the mother board 20 by the anisotropic conductive paste without using a locking member such as a screw or a clip.
如第2圖及第3圖所示,該等第一測試接點23及第二測試接點24其中一部分係藉由該母板20之內部線路而與該母板20之中介體連接點25(未顯示於第2、3圖中以簡化圖式)電性連接,並透過該中介體40而與該子板30電性連接。換言之,其餘之第一測試接點23及第二測試接點24未與該中介體40及該子板30電性連接。詳而言之,如第1圖及第3圖所示,某些第二測試接點24可透過母板20內部的線路20a(請參閱第1圖)而電性連接至母板20之中介體連接點25,並透過中介體40而與該子板30電性連接。As shown in FIG. 2 and FIG. 3, a part of the first test contact 23 and the second test contact 24 are connected to the intermediate body of the motherboard 20 by the internal circuit of the motherboard 20. (not shown in the second and third figures to simplify the drawing) is electrically connected, and is electrically connected to the sub-board 30 through the interposer 40. In other words, the remaining first test contact 23 and second test contact 24 are not electrically connected to the interposer 40 and the sub-board 30. In detail, as shown in FIGS. 1 and 3, some of the second test contacts 24 can be electrically connected to the motherboard 20 through the line 20a inside the motherboard 20 (see FIG. 1). The body is connected to the point 25 and electrically connected to the sub-board 30 through the interposer 40.
如第1圖所示,該子板30具有一位置對應該探針區27之電子元件區33,以及至少一設於該電子元件區33之電子元件34(例如電阻、電感、電容及繼電器等等),該電子元件34係用以對傳送至該子板30之訊號進行調整及處理。在本實施例中,該子板30設有六電子元件34,且該等電子元件34皆位於該上表面31,然而,該子板30之電子元件34數量不限且亦可設於該下表面32。事實上,該母板20亦可設有用以調整及處理訊號之電子元件(圖中未示),例如可(但不限於)設於該中間區214。As shown in FIG. 1, the sub-board 30 has an electronic component area 33 corresponding to the probe area 27, and at least one electronic component 34 (such as a resistor, an inductor, a capacitor, a relay, etc.) disposed in the electronic component area 33. The electronic component 34 is used to adjust and process the signal transmitted to the daughter board 30. In this embodiment, the sub-board 30 is provided with six electronic components 34, and the electronic components 34 are located on the upper surface 31. However, the number of the electronic components 34 of the sub-board 30 is not limited and may be set under the Surface 32. In fact, the motherboard 20 may also be provided with electronic components (not shown) for adjusting and processing signals, such as, but not limited to, being disposed in the intermediate region 214.
如第2圖及第3圖所示,該探針頭50包含有一固定於該母板20之下表面22的探針座52,以及複數設於該探針座52之探針54,此部份係屬於習知技術,容申請人在此不詳加敘述。該等探針54之位置係對應於該探針區27,各該探針54係銲接於該母板20之下表面22的電性接點(圖中未示),並藉由該母板20之內部線路或更藉由該中介體40及該子板30而與該等第一、二測試接點23、24至少其中之一電性連接。該等第一、二測試接點23、24係用以與一測試機(圖中未示)電性連接,用以將測試機送出之測試訊號傳送至探針54進而傳送至待測物(圖中未示),並將反應測試結果之訊號回傳至測試機。以下內容將僅以由測試機傳送測試訊號至探針為例說明本發明之作用,而由待測物回傳至測試機的訊號為類似的情況,則不重複贅述。As shown in FIG. 2 and FIG. 3, the probe head 50 includes a probe holder 52 fixed to the lower surface 22 of the motherboard 20, and a plurality of probes 54 disposed on the probe holder 52. The articles belong to the prior art and are not described in detail by the applicant. The positions of the probes 54 correspond to the probe regions 27, and the probes 54 are soldered to electrical contacts (not shown) of the lower surface 22 of the motherboard 20, and the motherboard is supported by the motherboard. The internal circuit of 20 or the intermediate body 40 and the sub-board 30 are electrically connected to at least one of the first and second test contacts 23, 24. The first and second test contacts 23 and 24 are electrically connected to a test machine (not shown) for transmitting the test signal sent by the test machine to the probe 54 for transmission to the object to be tested ( The signal is not shown in the figure, and the signal of the reaction test result is transmitted back to the test machine. The following will describe the function of the present invention only by transmitting a test signal to the probe by the test machine, and the signals transmitted from the test object to the test machine are similar, and the details are not repeated.
換言之,該等探針54皆與第一測試接點23或第二測試接點24電性連接,藉以接收由第一測試接點23或第二測試接點24傳送之測試訊號。然而,僅有部分之探針54透過該母板20及該中介體40而與該子板30電性連接,以接收經由該子板30之電子元件34調整及處理過的測試訊號,其餘之探針54則未與中介體40及子板30電性連接,以接收不經由該子板30之電子元件34調整及處理的測試訊號。In other words, the probes 54 are electrically connected to the first test contact 23 or the second test contact 24 to receive the test signal transmitted by the first test contact 23 or the second test contact 24. However, only a portion of the probes 54 are electrically connected to the sub-board 30 through the motherboard 20 and the interposer 40 to receive test signals adjusted and processed by the electronic components 34 of the sub-board 30. The probe 54 is not electrically connected to the interposer 40 and the daughter board 30 to receive test signals that are not adjusted and processed by the electronic component 34 of the daughter board 30.
舉例而言,該子板30之電子元件34可包含有一繼電器,該繼電器可將測試訊號選擇性地傳送至二個以上的探針54其中之一,並可使一探針54選擇性地接收二個以上的測試訊號其中之一。該子板30之電子元件34可包含有電阻、電感及電容等等,藉以達到穩壓、濾波、交流耦合(AC couple)或其他電性功能、進行空間、路徑或訊號轉換等等。For example, the electronic component 34 of the daughter board 30 can include a relay that can selectively transmit test signals to one of the two or more probes 54 and can selectively receive a probe 54. One of two or more test signals. The electronic component 34 of the daughter board 30 can include resistors, inductors, capacitors, etc., to achieve voltage regulation, filtering, AC couple or other electrical functions, space, path or signal conversion, and the like.
如第2圖所示,有經過第一測試接點23的訊號傳送路徑(亦稱為第一測試區211之訊號傳送路徑)中,未經子板30之訊號傳送路徑61通常較有經子板30之訊號傳送路徑62更短。如第3圖所示,有經過第二測試接點24的訊號傳送路徑(亦稱為第二測試區212之訊號傳送路徑)中,未經子板30之訊號傳送路徑63通常較有經子板30之訊號傳送路徑64更短。此外,該等第二測試接點24係較該等第一測試接點23更靠近該子板30及該等探針54,因此第二測試區212之訊號傳送路徑會較短。訊號傳送路徑越短,測試訊號受到的電磁干擾越少,則越適用於傳送高頻訊號(例如1GHz至5GHz之訊號)。因此,本發明之探針卡10能以較長之訊號傳送路徑傳送中、低頻訊號,而以較短之訊號傳送路徑傳送高頻訊號,尤其是未經子板30的第二測試區212之訊號傳送路徑63,更可符合高頻測試需求。第2圖及第3圖中各該訊號傳送路徑61、62、63、64非依照實際情況繪製,而僅以簡單之線條示意,以便說明;其中,第3圖之訊號傳送路徑64實際上有經過中介體40,惟中介體40非位於第3圖所示之剖面上。As shown in FIG. 2, in the signal transmission path (also referred to as the signal transmission path of the first test area 211) passing through the first test contact 23, the signal transmission path 61 without the sub-board 30 is generally more meticulous. The signal transmission path 62 of the board 30 is shorter. As shown in FIG. 3, in the signal transmission path (also referred to as the signal transmission path of the second test area 212) passing through the second test contact 24, the signal transmission path 63 without the sub-board 30 is generally more meticulous. The signal transmission path 64 of the board 30 is shorter. In addition, the second test contacts 24 are closer to the daughter board 30 and the probes 54 than the first test contacts 23, so the signal transmission path of the second test area 212 may be shorter. The shorter the signal transmission path, the less electromagnetic interference the test signal is subjected to, and the more suitable it is to transmit high frequency signals (for example, signals from 1 GHz to 5 GHz). Therefore, the probe card 10 of the present invention can transmit medium and low frequency signals on a longer signal transmission path and transmit high frequency signals on a shorter signal transmission path, especially without the second test area 212 of the sub-board 30. The signal transmission path 63 is more compatible with high frequency testing requirements. The signal transmission paths 61, 62, 63, 64 in FIGS. 2 and 3 are not drawn according to actual conditions, but are illustrated by simple lines for explanation; wherein the signal transmission path 64 of FIG. 3 actually has After passing through the interposer 40, the interposer 40 is not located on the cross section shown in FIG.
在本發明之探針卡10的母板20中,與中介體連接點25電性連接之第一測試接點23(如第2圖之訊號傳送路徑62經過者)的數量可大於與中介體連接點25電性連接之第二測試接點24(如第3圖之訊號傳送路徑64經過者)的數量。如此之設計可讓經過子板30之訊號傳送路徑有較多數是位於第一測試區211,以使第一測試區211主要(但不限於)傳送中、低頻訊號,而第二測試區212主要(但不限於)傳送高頻訊號。In the motherboard 20 of the probe card 10 of the present invention, the number of the first test contacts 23 (such as the signal transmission path 62 passing through FIG. 2) electrically connected to the interposer connection point 25 may be greater than the interposer. The number of second test contacts 24 (such as the signal transmission path 64 passer in FIG. 3) to which the connection point 25 is electrically connected. The design is such that a greater number of signal transmission paths through the sub-board 30 are located in the first test area 211, so that the first test area 211 is mainly (but not limited to) transmitting medium and low frequency signals, and the second test area 212 is mainly (but not limited to) transmitting high frequency signals.
在本發明之探針卡10的母板20中,未與該子板30電性連接之第二測試接點24(如第3圖之訊號傳送路徑63經過者)在全部第二測試接點24中所佔之比例,可高於未與該子板30電性連接之第一測試接點23(如第2圖之訊號傳送路徑61經過者)在全部第一測試接點23中所佔之比例。如此之設計可讓第二測試區212之較短訊號傳送路徑的比例大於第一測試區211之較短訊號傳送路徑的比例,以使該探針卡10有相當數量之極短的訊號傳送路徑(亦即未經子板30之第二測試區212的訊號傳送路徑),以更為符合高頻測試需求。In the motherboard 20 of the probe card 10 of the present invention, the second test contact 24 (such as the signal transmission path 63 passing through FIG. 3) that is not electrically connected to the daughter board 30 is in all the second test contacts. The proportion of 24 may be higher than the first test contact 23 (such as the signal transmission path 61 passing through FIG. 2) that is not electrically connected to the sub-board 30, and is occupied by all the first test contacts 23. The ratio. The design allows the ratio of the shorter signal transmission paths of the second test area 212 to be larger than the ratio of the shorter signal transmission paths of the first test area 211, so that the probe card 10 has a relatively small number of extremely short signal transmission paths. (ie, without the signal transmission path of the second test area 212 of the sub-board 30), it is more in line with the high frequency test requirements.
在本實施例中,該母板20之第二測試區212及中介體連接區213共同交錯環狀圍繞該探針區27,且第二測試區212與中介體連接區213係交錯設置,亦即,各該中介體連接區213係位於二該第二測試區212之間,且共同位於一假想之內圓周之周緣內,如此之設計可使得各該第二測試區212與該探針區27之間不受中介體連接區213分隔開,使得第二測試接點24更靠近子板30及探針54,因此更縮短訊號傳送路徑,探針54甚至可直接銲接於該母板20下表面位置對應於第二測試區212的電性接點(圖中未示),不但不會受到該母板20下表面位置對應於中介體連接區213的電性接點(圖中未示)影響,也不會增加佈針複雜度,更可縮短訊號傳送路徑。In this embodiment, the second test area 212 and the interposer connection area 213 of the motherboard 20 are alternately annularly surrounding the probe area 27, and the second test area 212 and the interposer connection area 213 are staggered. That is, each of the interposer connection regions 213 is located between the second test regions 212 and is located in the periphery of an imaginary inner circumference. The design is such that each of the second test regions 212 and the probe region 27 is not separated by the interposer connection region 213, so that the second test contact 24 is closer to the sub-board 30 and the probe 54, thus shortening the signal transmission path, and the probe 54 can be directly soldered to the motherboard 20 The lower surface position corresponds to the electrical contact of the second test area 212 (not shown), and is not affected by the electrical contact of the lower surface of the motherboard 20 corresponding to the intermediate connection area 213 (not shown) The impact will not increase the complexity of the needle, but also shorten the signal transmission path.
在本實施例中,該母板20之該二第二測試區212位於該探針區27之二相對側(在第4圖中為上側及下側),該母板20之該二中介體連接區213位於該探針區27之另二相對側(在第4圖中為左側及右側),該母板20之平面方向能定義出一實質上通過各該第二測試區212中心之第一假想直線L1以及一實質上垂直於該第一假想直線L1之第二假想直線L2,且該第二假想直線L2係實質上通過該母板20之各該中介體連接區213中心,換言之,相鄰之第二測試區213與中介體連接區213的中心位置約相差90度。如此之設計使得該母板20之電性接點分佈得更為簡潔,不但可提高空間利用性,並可降低佈針複雜度。In this embodiment, the two second test areas 212 of the motherboard 20 are located on opposite sides of the probe area 27 (upper side and lower side in FIG. 4), and the two interposers of the motherboard 20 The connection area 213 is located on the other opposite side of the probe area 27 (left side and right side in FIG. 4), and the planar direction of the mother board 20 can define a substantially through the center of each of the second test areas 212. An imaginary line L1 and a second imaginary line L2 substantially perpendicular to the first imaginary line L1, and the second imaginary line L2 substantially passes through the center of each of the intermediate body connection regions 213 of the motherboard 20, in other words, The adjacent second test zone 213 is approximately 90 degrees out of center with the intermediate connection zone 213. The design makes the electrical contacts of the motherboard 20 more compact, which not only improves space utilization, but also reduces the complexity of the needle.
然而,如第9圖所示之本發明一第二較佳實施例,以及第10圖所示之本發明一第三較佳實施例,該母板20之第二測試區212及中介體連接區213亦可非共同圍繞該探針區27,且該母板20的第二測試區212及中介體連接區213不限為各兩個,亦可各僅有一個或各為兩個以上,且不限為交錯設置。此外,該母板20亦可不具有如前述之中間區214,惟具有中間區214之設計可使得該母板20之電性接點分佈得更為簡潔、降低佈針複雜度,並可供電子元件或其他電性接點設於該中間區214。However, as shown in FIG. 9, a second preferred embodiment of the present invention, and a third preferred embodiment of the present invention shown in FIG. 10, the second test area 212 of the motherboard 20 and the interposer are connected. The area 213 may not surround the probe area 27, and the second test area 212 and the intermediate connection area 213 of the motherboard 20 are not limited to two, and each may have only one or two or more. It is not limited to staggered settings. In addition, the motherboard 20 may not have the intermediate portion 214 as described above, but the intermediate portion 214 is designed to make the electrical contacts of the motherboard 20 more compact, reduce the complexity of the needle, and be available for electronics. Elements or other electrical contacts are provided in the intermediate region 214.
該中介體40以及該子板30之中介體連接區322則係如同前述之該母板20的中介體連接區213而可在數量及位置對應調整。在前述之第一較佳實施例中,該母板20具有位於該探針區27外圍之複數該中介體連接區213,該子板30則對應地具有位於該電子元件區33外圍之複數該中介體連接區322,該子板30之中介體連接區322藉由複數該中介體40而分別連接於該母板20之中介體連接區213。藉此,該子板30之中介體連接區322係與電子元件區33分開且位於電子元件區33外圍,第二測試區212及中介體連接區322亦共同交錯環狀圍繞該電子元件區33,可使得該子板30之中介體連接點324與電子元件34的分佈更為簡潔,且其之間需設置外部跳線時可更為簡潔有系統,或甚至不需外部跳線。換言之,該子板30之上表面31可(但不限於)設有複數電性接點312(如第1圖所示),該等電性接點312位置對應該子板30之中介體連接區322且分別與該子板30之中介體連接點324電性連接,以藉由在該子板30上表面的電性接點312與電子元件34之間設置外部跳線而使得該等中介體連接點324與電子元件34電性連接。然而,該等電子元件34亦可藉由該子板30之內部線路而與中介體連接點324電性連接而不需外部跳線。The interposer 40 and the interposer connection region 322 of the sub-board 30 are adjusted in the same number and position as the inter-body connection region 213 of the motherboard 20 described above. In the foregoing first preferred embodiment, the motherboard 20 has a plurality of the intermediate connection regions 213 located at the periphery of the probe region 27, and the daughter board 30 correspondingly has a plurality of the periphery of the electronic component region 33. The interposer connection region 322, the interposer connection region 322 of the sub-board 30 is connected to the interposer connection region 213 of the motherboard 20 by a plurality of the interposers 40, respectively. Thereby, the interposer connection region 322 of the sub-board 30 is separated from the electronic component region 33 and located at the periphery of the electronic component region 33, and the second test region 212 and the interposer connection region 322 are also alternately ring-shaped around the electronic component region 33. The distribution of the interposer connection point 324 and the electronic component 34 of the sub-board 30 can be made simpler, and an external jumper can be provided between the two, which can be more compact and systematic, or even no external jumper. In other words, the upper surface 31 of the sub-board 30 can be, but is not limited to, provided with a plurality of electrical contacts 312 (as shown in FIG. 1 ). The positions of the electrical contacts 312 correspond to the inter-body connections of the sub-board 30 . The regions 322 are electrically connected to the interposer connection points 324 of the sub-board 30 respectively to enable the intervening by providing external jumpers between the electrical contacts 312 on the upper surface of the sub-board 30 and the electronic components 34. The body connection point 324 is electrically connected to the electronic component 34. However, the electronic components 34 can also be electrically connected to the interposer connection point 324 by internal wiring of the sub-board 30 without external jumpers.
如第11圖及第12圖所示之本發明一第四較佳實施例,該母板20可具有一位於該探針區27(位置對應該子板30之電子元件區33)之下透光孔29,且該子板30具有一位置對應該下透光孔29之上透光孔35。藉此,該探針卡可適用於諸如CIS(CMOS image sensor)等影像感測元件或者其他光電元件的檢測作業;亦即,該探針卡在進行檢測作業時,光線能透過上、下透光孔35、29而照射於待測物,以使光線受待測物接收後轉換成電信號再回傳到測試機,以量測待測物接收光源的訊號是否有問題。As shown in Figures 11 and 12, a fourth preferred embodiment of the present invention, the motherboard 20 can have a probe area 27 (position corresponding to the electronic component region 33 of the daughter board 30). The light hole 29 has a position corresponding to the light transmission hole 35 above the light transmission hole 29. Thereby, the probe card can be applied to the detection operation of an image sensing component such as a CIS (CMOS image sensor) or other photoelectric components; that is, the probe card can transmit light through the upper and lower sides during the detection operation. The light holes 35, 29 are irradiated to the object to be tested, so that the light is received by the object to be tested, converted into an electrical signal, and then transmitted back to the testing machine to measure whether the signal of the object to be tested receives the light source.
本發明之探針卡除了前述之優點以外,更可藉由下述之使用方法而應用於不同的檢測作業,以節省成本。In addition to the aforementioned advantages, the probe card of the present invention can be applied to different inspection operations by the following methods of use, thereby saving costs.
本發明所提供之可更換子板之探針卡的使用方法實施例包含有下列步驟:The method for using the probe card of the replaceable daughter board provided by the present invention comprises the following steps:
a) 使用該探針卡10測試一第一待測物(圖中未示)。亦即利用該等探針54點觸第一待測物之電性接點,以將測試機送出之測試訊號傳送至第一待測物,再將反應測試結果之訊號回傳至測試機。a) Using the probe card 10 to test a first test object (not shown). That is, the probe 54 is used to touch the electrical contact of the first object to be tested, and the test signal sent by the test machine is transmitted to the first object to be tested, and the signal of the reaction test result is transmitted back to the test machine.
b) 備製適用於測試一第二待測物(圖中未示)之另一子板(圖中未示)。該另一子板之結構係類同於原先的子板30,惟針對第二待測物所需之訊號處理而設有不同之電子元件。此步驟亦可在步驟a)之前進行。b) Prepare another sub-board (not shown) for testing a second object (not shown). The structure of the other sub-board is similar to that of the original sub-board 30, but different electronic components are provided for the signal processing required for the second object to be tested. This step can also be performed before step a).
c) 拆卸該探針卡10之子板30。該子板30之安裝及卸除可使用一般機械常用之技術手段,例如,可參考先前技術中所述之我國專利編號577988,容申請人在此不詳加敘述。c) Remove the daughter board 30 of the probe card 10. For the installation and removal of the sub-board 30, the technical means commonly used in general machinery can be used. For example, reference may be made to the Chinese Patent No. 577988 described in the prior art, which is hereby incorporated by reference.
d) 將該另一子板安裝於該探針卡10。亦即,步驟c)及步驟d)係更換該探針卡10之子板。d) Mounting the other daughter board to the probe card 10. That is, steps c) and d) replace the daughter boards of the probe card 10.
e) 使用設有該另一子板之探針卡10測試該第二待測物。亦即利用該等探針54點觸第二待測物之電性接點,以將測試機送出之測試訊號傳送至第二待測物,再將反應測試結果之訊號回傳至測試機。e) testing the second object to be tested using the probe card 10 provided with the other daughter board. That is, the probe 54 is used to touch the electrical contact of the second test object to transmit the test signal sent by the test machine to the second test object, and then the signal of the reaction test result is transmitted back to the test machine.
此外,依照使用需求,更可(但不限於)在該步驟e)之前將該探針頭50更換為適用測試該第二待測物之另一探針頭。In addition, depending on the use requirements, it is more (but not limited to) to replace the probe head 50 with another probe head suitable for testing the second analyte before the step e).
藉此,只要將該探針卡之子板更換為適用於待測物之子板,或者視使用需求而更將該探針卡之探針頭更換為適用於待測物之探針頭,其他部分不需更換,即可對不同之待測物進行檢測,如此可節省針對不同待測物購買不同之探針卡的成本。例如,對於不同世代、型號或款式之液晶驅動器(LCD driver)的不同待測晶圓,若其腳位或功能差異不大,可使用相同的母板搭配不同樣式的子板來測試不同型號的待測晶圓,如此便可因母板重複使用而節省大量成本。Therefore, the sub-board of the probe card can be replaced with a sub-board suitable for the object to be tested, or the probe head of the probe card can be replaced with a probe head suitable for the object to be tested, and other parts. Different test objects can be tested without replacement, which saves the cost of purchasing different probe cards for different objects to be tested. For example, for different wafers of different generations, models or styles of LCD drivers, if the position or function of the wafer is not much different, the same motherboard can be used with different styles of sub-boards to test different models. The wafer to be tested can save a lot of cost due to the reuse of the motherboard.
此外,在該步驟a)及該步驟e)中,可依據一測試訊號之頻率以及該測試訊號為單端訊號(single-ended signal)或差動訊號(differential signal)而選擇性地將該測試訊號傳送至該第一測試區211或該第二測試區212。較佳地,當該測試訊號為高頻訊號或差動訊號,則將該測試訊號傳送至該第二測試區212,更好的方式係以如同第3圖所示之訊號傳送路徑63而使該測試訊號由母板20直接傳送至探針54而不經由子板30,如此因訊號傳輸路徑短而可將訊號衰減量降到最低。In addition, in the step a) and the step e), the test may be selectively performed according to the frequency of a test signal and the test signal being a single-ended signal or a differential signal. The signal is transmitted to the first test zone 211 or the second test zone 212. Preferably, when the test signal is a high frequency signal or a differential signal, the test signal is transmitted to the second test area 212, and the better way is to use the signal transmission path 63 as shown in FIG. The test signal is transmitted directly from the motherboard 20 to the probe 54 without passing through the daughter board 30, so that the signal attenuation is minimized due to the short signal transmission path.
最後,必須再次說明,本發明於前揭實施例中所揭露的構成元件,僅為舉例說明,並非用來限制本案之範圍,其他等效元件的替代或變化,亦應為本案之申請專利範圍所涵蓋,此外本發明於方法實施例中,若實施為可能,各步驟可以不需具先後順序之關係,且可以全部或部分同時進行。Finally, it is to be noted that the constituent elements disclosed in the foregoing embodiments are merely illustrative and are not intended to limit the scope of the present invention, and alternative or variations of other equivalent elements should also be the scope of the patent application of the present application. It is to be noted that, in addition, in the method embodiment, if the implementation is possible, the steps may not be in a sequential relationship, and may be performed in whole or in part simultaneously.
10‧‧‧探針卡
20‧‧‧母板
20a‧‧‧線路
21‧‧‧上表面
211‧‧‧第一測試區
212‧‧‧第二測試區
213‧‧‧中介體連接區
214‧‧‧中間區
22‧‧‧下表面
23‧‧‧電性接點(第一測試接點)
24‧‧‧電性接點(第二測試接點)
25‧‧‧電性接點(中介體連接點)
26‧‧‧子板對應區
27‧‧‧探針區
28‧‧‧周緣
29‧‧‧下透光孔
30‧‧‧子板
31‧‧‧上表面
312‧‧‧電性接點
32‧‧‧下表面
322‧‧‧中介體連接區
324‧‧‧中介體連接點
33‧‧‧電子元件區
34‧‧‧電子元件
35‧‧‧上透光孔
40‧‧‧中介體
41、42‧‧‧電性接點
41a、42a‧‧‧彈性頂針
44‧‧‧彈性件
46‧‧‧導電微粒
50‧‧‧探針頭
52‧‧‧探針座
54‧‧‧探針
61、62、63、64‧‧‧訊號傳送路徑
L1‧‧‧第一假想直線
L2‧‧‧第二假想直線10‧‧‧ probe card
20‧‧‧ Motherboard
20a‧‧‧ lines
21‧‧‧ upper surface
211‧‧‧First test area
212‧‧‧Second test area
213‧‧‧Intermediate connection area
214‧‧‧Intermediate area
22‧‧‧ Lower surface
23‧‧‧Electrical contacts (first test contact)
24‧‧‧Electrical contact (second test contact)
25‧‧‧Electrical contacts (intermediate connection points)
26‧‧‧Sub-corresponding area
27‧‧‧ probe area
28‧‧‧Weekly
29‧‧‧low light hole
30‧‧‧Slate board
31‧‧‧ upper surface
312‧‧‧Electrical contacts
32‧‧‧ lower surface
322‧‧‧Intermediary connection area
324‧‧‧Intermediary connection points
33‧‧‧Electronic component area
34‧‧‧Electronic components
35‧‧‧Upper light hole
40‧‧‧Intermediary
41, 42‧‧‧Electrical contacts
41a, 42a‧‧‧elastic thimble
44‧‧‧Flexible parts
46‧‧‧Electrical particles
50‧‧‧ probe head
52‧‧‧ probe base
54‧‧‧Probe
61, 62, 63, 64‧‧‧ signal transmission path
L1‧‧‧ first imaginary straight line
L2‧‧‧Second imaginary straight line
第1圖為本發明一第一較佳實施例所提供之可更換子板之探針卡的頂視圖。 第2圖為第1圖沿剖線2-2的剖視圖。 第3圖為第1圖沿剖線3-3的剖視圖。 第4圖為本發明該第一較佳實施例所提供之可更換子板之探針卡之一母板的頂視圖。 第5圖為本發明該第一較佳實施例所提供之可更換子板之探針卡之一子板的底視圖。 第6-8圖為本發明該第一較佳實施例所提供之可更換子板之探針卡之一中介體的剖視示意圖,係顯示三種不同態樣之中介體。 第9圖為本發明一第二較佳實施例所提供之可更換子板之探針卡之一母板的頂視圖。 第10圖為本發明一第三較佳實施例所提供之可更換子板之探針卡之一母板的頂視圖。 第11圖為本發明一第四較佳實施例所提供之可更換子板之探針卡的頂視圖。 第12圖為第11圖沿剖線12-12的剖視圖。1 is a top plan view of a probe card of a replaceable daughter board according to a first preferred embodiment of the present invention. Fig. 2 is a cross-sectional view taken along line 2-2 of Fig. 1. Fig. 3 is a cross-sectional view taken along line 3-3 of Fig. 1. 4 is a top plan view of one of the motherboards of the probe card of the replaceable daughter board according to the first preferred embodiment of the present invention. Figure 5 is a bottom plan view of one of the daughter card of the replaceable daughter board of the first preferred embodiment of the present invention. 6-8 are schematic cross-sectional views showing an intermediary of a probe card of a replaceable daughterboard according to the first preferred embodiment of the present invention, showing an intermediary of three different aspects. Figure 9 is a top plan view of a motherboard of a probe card of a replaceable daughter board according to a second preferred embodiment of the present invention. Figure 10 is a top plan view of a motherboard of a probe card of a replaceable daughter board according to a third preferred embodiment of the present invention. Figure 11 is a top plan view of a probe card of a replaceable daughter board according to a fourth preferred embodiment of the present invention. Figure 12 is a cross-sectional view taken along line 12-12 of Figure 11.
10‧‧‧探針卡 10‧‧‧ probe card
20‧‧‧母板 20‧‧‧ Motherboard
20a‧‧‧線路 20a‧‧‧ lines
21‧‧‧上表面 21‧‧‧ upper surface
211‧‧‧第一測試區 211‧‧‧First test area
212‧‧‧第二測試區 212‧‧‧Second test area
214‧‧‧中間區 214‧‧‧Intermediate area
23‧‧‧電性接點(第一測試接點) 23‧‧‧Electrical contacts (first test contact)
24‧‧‧電性接點(第二測試接點) 24‧‧‧Electrical contact (second test contact)
28‧‧‧周緣 28‧‧‧Weekly
30‧‧‧子板 30‧‧‧Slate board
31‧‧‧上表面 31‧‧‧ upper surface
312‧‧‧電性接點 312‧‧‧Electrical contacts
33‧‧‧電子元件區 33‧‧‧Electronic component area
34‧‧‧電子元件 34‧‧‧Electronic components
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201611183663.7A CN107015035A (en) | 2016-01-27 | 2016-12-20 | Probe card with replaceable daughter board and using method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662287473P | 2016-01-27 | 2016-01-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201727241A true TW201727241A (en) | 2017-08-01 |
TWI611190B TWI611190B (en) | 2018-01-11 |
Family
ID=60186474
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105130058A TWI611190B (en) | 2016-01-27 | 2016-09-14 | Replaceable daughter board probe card and method of use thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI611190B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111239449A (en) * | 2018-11-28 | 2020-06-05 | 中华精测科技股份有限公司 | Probe card device and probe seat thereof |
TWI815662B (en) * | 2022-09-15 | 2023-09-11 | 斯託克精密科技股份有限公司 | Device for abutting against electronic component |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3586106B2 (en) * | 1998-07-07 | 2004-11-10 | 株式会社アドバンテスト | Probe card for IC test equipment |
US7349223B2 (en) * | 2000-05-23 | 2008-03-25 | Nanonexus, Inc. | Enhanced compliant probe card systems having improved planarity |
US6856150B2 (en) * | 2001-04-10 | 2005-02-15 | Formfactor, Inc. | Probe card with coplanar daughter card |
TWI367328B (en) * | 2008-04-24 | 2012-07-01 | Chipmos Technologies Inc | Probe card assembly and interposer therein |
TWM487434U (en) * | 2014-05-30 | 2014-10-01 | Chunghwa Prec Test Tech Co Ltd | Testing motherboard for embedded elastic conductive elements and wafer testing interface assembly |
-
2016
- 2016-09-14 TW TW105130058A patent/TWI611190B/en not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111239449A (en) * | 2018-11-28 | 2020-06-05 | 中华精测科技股份有限公司 | Probe card device and probe seat thereof |
TWI815662B (en) * | 2022-09-15 | 2023-09-11 | 斯託克精密科技股份有限公司 | Device for abutting against electronic component |
Also Published As
Publication number | Publication date |
---|---|
TWI611190B (en) | 2018-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4188917B2 (en) | Connection unit, device under test board, probe card, and device interface | |
US8248091B2 (en) | Universal array type probe card design for semiconductor device testing | |
US20060125498A1 (en) | Modularized probe card for high frequency probing | |
TWI708060B (en) | Contact unit and inspection jig | |
US7583513B2 (en) | Apparatus for providing an integrated printed circuit board registration coupon | |
KR101766265B1 (en) | Probe card | |
CN113030700B (en) | Wafer-level test probe card and wafer-level test probe card assembling method | |
US8436636B2 (en) | Methods and apparatuses for testing circuit boards | |
TWI611190B (en) | Replaceable daughter board probe card and method of use thereof | |
JP2008185420A (en) | Tester and probe card | |
CN111721979B (en) | Probe card testing device and signal switching module thereof | |
CN107015035A (en) | Probe card with replaceable daughter board and using method thereof | |
KR20090082783A (en) | Prove card assembly for electrical die sorting process | |
JP2007511051A (en) | High frequency connector with zero insertion force | |
US10935574B2 (en) | Probe card assembly | |
US20110284279A1 (en) | Printed circuit board | |
KR102146158B1 (en) | Wafer level testing structure for multi-sites solution | |
TWI747693B (en) | Connector device of semiconductor test equipment | |
TW202001251A (en) | Probe card device and three-dimensional signal transfer structure | |
TWI410637B (en) | Area array probe card | |
KR100709963B1 (en) | Measurement system having multi cavity for the flexible printed circuit board and the method for measuring of the same | |
KR101412114B1 (en) | Apparatus for testing | |
TWI795097B (en) | Probe card device and testing equipment thereof | |
TWI511227B (en) | Jig | |
KR101110327B1 (en) | Test Socket |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |