TW201642342A - Method for etching multilayered material layer by using plasma - Google Patents

Method for etching multilayered material layer by using plasma Download PDF

Info

Publication number
TW201642342A
TW201642342A TW105114705A TW105114705A TW201642342A TW 201642342 A TW201642342 A TW 201642342A TW 105114705 A TW105114705 A TW 105114705A TW 105114705 A TW105114705 A TW 105114705A TW 201642342 A TW201642342 A TW 201642342A
Authority
TW
Taiwan
Prior art keywords
etching
material layer
layer
gas
etching gas
Prior art date
Application number
TW105114705A
Other languages
Chinese (zh)
Other versions
TWI631619B (en
Inventor
Chao Sun
xing cai Su
zi-yang Wu
Original Assignee
Advanced Micro Fab Equip Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Fab Equip Inc filed Critical Advanced Micro Fab Equip Inc
Publication of TW201642342A publication Critical patent/TW201642342A/en
Application granted granted Critical
Publication of TWI631619B publication Critical patent/TWI631619B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks

Abstract

A method for etching a multilayered material layer by using plasma is disclosed. The multilayered material layer includes alternately laminated a first material layer and a second material layer. The etching method comprises performing a main etching step, which is to simultaneously inject first etching gas and second etching gas into a reaction chamber for etching the multilayered material layer until a through hole formed by etching reaches a first depth so as to switch into a middle processing step; and performing the middle processing step, which is to inject one of the first etching gas and the second etching gas to the reaction chamber for etching the multilayered material layer in order to correct a shape of a bottom portion of the through hole, in which after completing the correction of the shape of the bottom portion of the through hole, the main etching step is performed once again. Wherein, an etching selectivity ratio of the first etching gas to the first material layer and the second material layer is greater than 5.

Description

利用電漿對多層材料蝕刻的方法Method for etching multilayer materials by using plasma

本發明係關於一種電漿蝕刻領域,尤其是關於一種對氧化矽和氮化矽交替層疊形成的多層材料層進行深孔蝕刻的蝕刻方法。The present invention relates to the field of plasma etching, and more particularly to an etching method for deep hole etching of a multilayer material layer formed by alternately laminating yttrium oxide and tantalum nitride.

半導體器件的精密加工如蝕刻通常採用電漿蝕刻的方法,蝕刻過程中需要將待加工的基板放置入真空等離子反應腔,隨後通入反應氣體,同時將高頻(13.56/27/60MHz)射頻電源產生的射頻功率饋入電漿反應腔上下電極間以產生足夠濃度的電漿,為了控制帶電離子垂直入射到基板的能量還需要施加一個低頻(2MHz)的射頻功率到反應腔內的下電極。在蝕刻過程中反應氣體會與下方未被遮罩層覆蓋的待蝕刻材料反應形成向下延伸的通孔,同時反應氣體中的聚合物成分會在通孔的側壁形成足夠厚的聚合物層保護側壁,使其不會被反應氣體沿水平方向蝕刻。通孔底部的聚合物層會被垂直入射的帶電離子轟擊,所以無法形成對底部待蝕刻材料的覆蓋,反應氣體得以繼續向下蝕刻,最終形成具有方向性的垂直通孔。隨著資訊科技的發展各種大量資訊需要廉價而可靠的儲存器儲存,其中垂直排布的三維立體 VNAND儲存器現在日益成為這種大規模低成本儲存器的主要選擇。如第1A圖所示,VNAND器件在生產製造過程中首先需要在基板100上交替沉積多層氧化矽材料層 101和氮化矽材料層103,再在這些交替結構上形成具有蝕刻圖形的遮罩材料層105,這種交替的雙層結構現在已經達到24層到48層的雙層結構,今後為了提高儲存能力有可能進一步增加層數到54層或者72層。這種多層交替的結構可以達到2.4微米厚度以上。由於待蝕刻材料層是雙材料交替相疊的,蝕刻過程中需要通入的反應氣體也需要選擇能夠蝕刻兩種材料層。現有蝕刻參數典型可以選擇:C4F6(30sccm)和C4F8(30sccm)、Ar(100sccm)、CH2F2(50sccm)、O2(60sccm),蝕刻持續時間約300秒。其中C4F8和C4F6對氧化矽蝕刻速度較快對氮化矽蝕刻速度較慢,CH2F2對氮化矽蝕刻較快而對氧化矽蝕刻較慢,Ar氣體可以作為向下轟擊蝕刻孔底部的氣體分子。蝕刻完成後形成的通孔102會被填充入導體材料以作為引出電極,這些電極最後會與外部的數據電路連接,以實現對VNAND儲存器的讀寫操作。Precision processing of semiconductor devices such as etching is usually performed by plasma etching. During the etching process, the substrate to be processed needs to be placed in a vacuum plasma reaction chamber, and then the reaction gas is introduced, and a high frequency (13.56/27/60 MHz) RF power source is simultaneously applied. The generated RF power is fed between the upper and lower electrodes of the plasma reaction chamber to generate a plasma of sufficient concentration. In order to control the energy of the charged ions to be incident perpendicularly to the substrate, a low frequency (2 MHz) RF power needs to be applied to the lower electrode in the reaction chamber. During the etching process, the reactive gas reacts with the material to be etched which is not covered by the mask layer to form a downwardly extending through hole, and the polymer component in the reaction gas forms a sufficiently thick polymer layer on the sidewall of the through hole. The side walls are such that they are not etched by the reaction gas in the horizontal direction. The polymer layer at the bottom of the through hole is bombarded by the vertically incident charged ions, so that the covering of the material to be etched at the bottom cannot be formed, and the reaction gas can continue to be etched downward, eventually forming a vertical through hole having a directionality. With the development of information technology, a large amount of information requires inexpensive and reliable storage, and vertically arranged three-dimensional VNAND storage is now increasingly becoming the main choice for such large-scale low-cost storage. As shown in FIG. 1A, in the manufacturing process, the VNAND device first needs to alternately deposit a plurality of layers of the yttrium oxide material layer 101 and the tantalum nitride material layer 103 on the substrate 100, and then form a mask material having an etched pattern on the alternate structures. Layer 105, this alternating two-layer structure has now reached a two-layer structure of 24 to 48 layers, and it is possible to further increase the number of layers to 54 or 72 layers in order to improve the storage capacity in the future. This multilayered alternating structure can achieve thicknesses above 2.4 microns. Since the material layer to be etched is alternately stacked, the reactive gas that needs to be introduced during the etching process also needs to be selected to be able to etch the two material layers. The existing etching parameters are typically selected to be C4F6 (30 sccm) and C4F8 (30 sccm), Ar (100 sccm), CH2F2 (50 sccm), O2 (60 sccm), and an etching duration of about 300 seconds. Among them, C4F8 and C4F6 have a faster etching rate for tantalum oxide, and a slower etching rate for tantalum nitride. CH2F2 etches faster for tantalum nitride and slower for tantalum oxide. Ar gas can be used as a gas molecule to bombard the bottom of the hole. The vias 102 formed after the etching is completed are filled into the conductor material as the extraction electrodes, and these electrodes are finally connected to an external data circuit to perform read and write operations on the VNAND memory.

上述氣體成分在蝕刻交替層疊的氧化矽材料層101和氮化矽材料層103過程中,在通孔102深度不大時能夠保證通孔垂直向下延伸,但是當通孔102向下蝕刻達到一定深度時(如1um~2um深度),帶正電的粒子不斷向下轟擊到達底部,由於SiO和SiN都是絕緣材料所以這些正電荷無法被導走,同時帶負電荷的粒子無法到達通孔102底部中和底部正電荷,所以通孔102側壁會產生電荷積累。反應氣體中大量的聚合物氣體會在通孔側壁形成保護層,而這些保護層由於厚度不均會導致側壁上聚集的電荷不均勻,這些不均勻分佈的正電荷會使向下入射的正電粒子在長距離飛行中方向發生偏移,進一步地通孔102的蝕刻方向也會發生偏移。如第1A圖所示當左側正電荷多於右側正電荷時Ar+粒子會向右偏移,通孔102底部開始出現不對稱蝕刻,通孔底部左側側壁由於被蝕刻掉的材料較少開始向右延伸,右側偏移還不明顯。但是如果電荷積累問題始終得不到解決這些不對稱分佈的電荷會使得通孔102的扭曲程度加劇,最終形成如第1B圖所示的彎孔。在後續的導電材料填充步驟中,這種具有彎曲形貌的通孔使得導電材料無法進入下方的彎曲孔中,這會導致最終電極無法形成,儲存器件也失效。In the process of etching the alternately stacked yttrium oxide material layer 101 and the tantalum nitride material layer 103, the above-mentioned gas component can ensure that the through hole extends vertically downward when the depth of the through hole 102 is not large, but when the through hole 102 is etched down to a certain extent At depth (such as 1um~2um depth), the positively charged particles continue to bomb down to the bottom. Since SiO and SiN are both insulating materials, these positive charges cannot be guided away, and the negatively charged particles cannot reach the through holes 102. The bottom and bottom are positively charged, so the sidewalls of the via 102 will generate charge buildup. A large amount of polymer gas in the reaction gas forms a protective layer on the sidewalls of the via holes, and these protective layers may cause uneven charges accumulated on the sidewalls due to uneven thickness, and these unevenly distributed positive charges may cause downward incidence of positive charges. The particles are deflected in the direction of long-distance flight, and the etching direction of the through-holes 102 is also shifted. As shown in Figure 1A, when the positive charge on the left side is more than the positive charge on the right side, the Ar+ particles will shift to the right, and the bottom of the via hole 102 will begin to show asymmetric etching. The left side wall of the bottom of the via hole starts to the right due to less material being etched away. Extended, the right offset is not obvious. However, if the charge accumulation problem is not solved, the charge of these asymmetric distributions will increase the degree of distortion of the via hole 102, eventually forming a curved hole as shown in FIG. 1B. In the subsequent conductive material filling step, such a through-hole having a curved topography makes it impossible for the conductive material to enter the underlying curved hole, which may result in the formation of the final electrode and the failure of the storage device.

為了解決上述問題,習知技術提出很多方法比如脈衝射頻電場、脈衝式流入的氣體等來解決電荷不均勻分佈以及中和底部正電荷的問題,但是由於通孔的深度很大以及蝕刻材料屬性的限制現有方法只能一定程度上減緩扭曲的程度無法徹底解決這一問題。In order to solve the above problems, the prior art proposes many methods such as a pulsed RF electric field, a pulsed inflowing gas, etc. to solve the problem of uneven distribution of charge and neutralization of the bottom positive charge, but due to the large depth of the via hole and the properties of the etched material. Restricting existing methods can only somehow slow down the degree of distortion and cannot completely solve the problem.

本發明解決的是兩種交替層疊的絕緣材料層在深孔蝕刻過程中通孔方向偏移的問題,本發明提出一種利用電漿對多層材料層進行蝕刻的方法,多層材料層包含多層交替層疊的第一材料層和第二材料層,該蝕刻方法係包含: 放置待蝕刻基板到反應腔,基板上方包括多層材料層,多層材料層上方包括具有蝕刻圖形的遮罩層;執行主蝕刻步驟,同時通入包括第一蝕刻氣體和第二蝕刻氣體到反應腔內對多層材料層進行蝕刻,直到蝕刻形成的通孔達到第一深度D時切換進入中間處理步驟;執行中間處理步驟,通入第一蝕刻氣體或第二蝕刻氣體之一的蝕刻氣體到反應腔內對多層材料層蝕刻以修正通孔底部形貌,完成對通孔底部形貌修正後再次執行主蝕刻步驟;其中第一蝕刻氣體對第一材料層和第二材料層蝕刻選擇比大於5,第二蝕刻氣體對第二材料層和第一材料層的蝕刻選擇比大於5The invention solves the problem that the two alternating layers of insulating material are offset in the direction of the through hole during the deep hole etching process, and the invention proposes a method for etching the multilayer material layer by using the plasma, the multilayer material layer comprising multiple layers alternately stacked a first material layer and a second material layer, the etching method comprising: placing a substrate to be etched to the reaction chamber, including a plurality of material layers above the substrate, and a mask layer having an etched pattern over the plurality of material layers; performing a main etching step, Simultaneously etching the layer of the plurality of materials including the first etching gas and the second etching gas into the reaction chamber until the through hole formed by the etching reaches the first depth D, and switching to the intermediate processing step; performing the intermediate processing step, accessing the first An etching gas of one of the etching gas or the second etching gas is etched into the reaction chamber to etch the layer of the plurality of materials to correct the bottom morphology of the via hole, and the main etching step is performed again after correcting the bottom surface topography of the via hole; wherein the first etching gas is performed The first material layer and the second material layer have an etching selectivity ratio greater than 5, the second etching gas to the second material layer and the first material Etching selection ratio is greater than 5

在執行上述中間處理步驟中還可以選擇:通入第一蝕刻氣體到反應腔內對多層材料層蝕刻以修正通孔底部形貌,在完成通孔底部的部分形貌修正後,停止通入第一蝕刻氣體,通入第二蝕刻氣體到反應腔內,完成對通孔底部形貌修正後再次執行主蝕刻步驟。In the performing the above intermediate processing step, the first etching gas may be introduced into the reaction chamber to etch the multi-layer material layer to correct the bottom shape of the through hole, and after completing the partial topography correction at the bottom of the through hole, the access is stopped. An etching gas is introduced into the reaction chamber through the second etching gas, and the main etching step is performed again after the bottom surface topography is corrected.

其中,再次執行主蝕刻步驟使得通孔深度第二次向下延伸達到2D後需要再次執行中間處理步驟,以防止再次發生通孔偏移現象。中間處理步驟時間小於40秒,多次執行的主蝕刻步驟時間長度大於200秒,中間處理步驟所耗時間不會明顯延長整體處理時間。Wherein, the main etching step is performed again, so that the through hole depth is extended downward for a second time to reach 2D, and the intermediate processing step needs to be performed again to prevent the via hole shift phenomenon from occurring again. The intermediate processing step time is less than 40 seconds, and the length of the main etching step performed multiple times is greater than 200 seconds, and the time taken for the intermediate processing step does not significantly extend the overall processing time.

其中,第一蝕刻氣體對第一材料層和第二材料層的蝕刻選擇比大於8,同時第二蝕刻氣體對第二材料層和第一材料層的蝕刻選擇比也大於8。The etching selectivity ratio of the first etching gas to the first material layer and the second material layer is greater than 8, and the etching selectivity ratio of the second etching gas to the second material layer and the first material layer is also greater than 8.

其中,第一材料層是氧化矽材料層,第二材料層是氮化矽材料層,第一蝕刻氣體包括氟碳化合物,第二蝕刻氣體包括氟碳氫化合物,其中氟碳化合物包括C4F8和C4F6,氟碳氫化合物為CH2F2。Wherein, the first material layer is a layer of yttrium oxide material, the second material layer is a layer of tantalum nitride material, the first etching gas comprises a fluorocarbon compound, and the second etching gas comprises a fluorocarbon, wherein the fluorocarbon comprises C4F8 and C4F6 The fluorocarbon is CH2F2.

其中,多層材料層包括的第一和第二材料層的層數大於48層,多層材料層的厚度大於3微米。Wherein the multi-layer material layer comprises more than 48 layers of the first and second material layers, and the multi-layer material layer has a thickness greater than 3 microns.

其中,第一深度D小於2微米,最佳的第一深度D可以選擇大於1.5微米小於2微米。Wherein, the first depth D is less than 2 microns, and the optimal first depth D may be selected to be greater than 1.5 microns and less than 2 microns.

本發明要解決是兩種交替層疊的絕緣材料層在深孔蝕刻過程中通孔方向偏移的問題。本發明蝕刻的基板上沉積有交替層疊的多層絕緣材料層,絕緣材料層上方還包括遮罩層,遮罩層上形成有圖樣用於作為遮罩向下蝕刻通孔。待蝕刻基板被放入反應腔,通入蝕刻氣體,同時向反應腔內的電極施加高頻射頻功率(60Mhz,功率大於400W)和很高的偏置射頻功率(2Mhz,功率5K~10KW)以對基板進行蝕刻。The present invention is to solve the problem that the two layers of the alternately stacked insulating material are offset in the direction of the via hole during the deep hole etching process. The etched substrate of the present invention is deposited with a plurality of layers of insulating material alternately stacked, the insulating material layer further comprising a mask layer, and the mask layer is formed with a pattern for etching the through holes as a mask. The substrate to be etched is placed in the reaction chamber, and an etching gas is introduced, and high-frequency RF power (60 Mhz, power greater than 400 W) and high bias RF power (2 Mhz, power 5 K 10 10 kW) are applied to the electrodes in the reaction chamber. The substrate is etched.

本發明提出了一種利用電漿對多層材料蝕刻的方法,在蝕刻的初始階段進行主蝕刻步驟,主蝕刻步驟中採用與習知技術相同的主蝕刻氣體,主蝕刻氣體係包含分別適用於蝕刻氧化矽的第一蝕刻氣體和用於蝕刻氮化矽的第二蝕刻氣體以及氧氣、氬氣等輔助氣體。上述反應氣體持續向下蝕刻形成一定深度的通孔,蝕刻孔開始出現或者預測到即將如第1A圖所示的偏移現象時停止主蝕刻氣體的通入,進入中間處理步驟。蝕刻通孔102出現側壁形貌扭曲的深度受蝕刻氣體成分和射頻功率、氣壓等具體參數影響。根據發明人測試在連續蝕刻交替層疊的多層材料層達到1.5~2um左右深度時能夠明顯的檢測到側壁扭曲,所以可以根據這一深度數據選擇停止執行主蝕刻步驟進入中間處理步驟的時間點,不同的主蝕刻步驟處理製程可以進行預先測試,檢測會發生側壁形貌扭曲的深度並記錄數據,在正式蝕刻時較佳為選擇切換上述不同蝕刻步驟的時間點。The invention provides a method for etching a multilayer material by using a plasma. The main etching step is performed in an initial stage of etching. The main etching step uses the same main etching gas as the prior art, and the main etching gas system includes etching oxidation respectively. a first etching gas of germanium and a second etching gas for etching tantalum nitride and an auxiliary gas such as oxygen or argon. The reaction gas is continuously etched downward to form a through hole of a certain depth, and the etching hole starts to appear or the transition of the main etching gas is stopped when the offset phenomenon as shown in FIG. 1A is predicted, and the intermediate processing step is entered. The depth of the sidewall shape distortion of the etched via 102 is affected by specific parameters such as etching gas composition, radio frequency power, and gas pressure. According to the inventors, it is possible to detect the sidewall distortion significantly when the multilayer material layer which is alternately laminated by continuous etching reaches a depth of about 1.5 to 2 um, so that it is possible to select the time point at which the main etching step is stopped to enter the intermediate processing step according to the depth data. The main etching step processing process can be pre-tested to detect the depth of sidewall distortion and record data, and it is preferable to select the time point for switching the different etching steps during the formal etching.

本發明提出的第一實施例,在中間處理步驟中通入的蝕刻氣體選擇的第一蝕刻氣體對氧化矽與氮化矽蝕刻速度具有很高選擇比,比如大於5,最佳的需要大於8,也就是蝕刻氧化矽的速度是蝕刻氮化矽速度的8倍以上。例示性如C4F6(30sccm)、C4F8(30sccm),同時還需要通入其他輔助氣體如Ar(100sccm)以及O2(45sccm),這個中間處理氣體中只對氧化矽的蝕刻速度很快,對氮化矽則無法快速蝕刻。上述第一蝕刻氣體也可以是C4F6、C3F8、C5F8等其他氟碳化合物氣體,這些氣體均能實現對氧化矽材料層的快速蝕刻同時相對氮化矽具有很高的選擇比。中間處理氣體相對第一步中的主蝕刻氣體主要區別在於大幅減少甚至停止通入了主要用於氮化矽的第二蝕刻氣體典型的如CH2F2,此外CHF、CH3F等各種碳氫氟的化合物氣體均能實現本發明目的。以第1A圖為例,當最初出現蝕刻孔側壁傾斜時通孔底部位於氧化矽材料層101(SiO2)上,此時由於通孔102底部以上的側壁區域已經被前期蝕刻過程中形成的聚合物完整保護,所以只有底部仍會被蝕刻。中間處理氣體中的第一蝕刻氣體會對氧化矽材料層101快速蝕刻,而且由於少了第二蝕刻氣體產生的聚合物,底部新蝕刻形成的通孔側壁保護層會弱于上方的側壁,所以等向性(isotropic)蝕刻會比較明顯,而左側的傾斜側壁蝕刻區域表面積大於右側垂直側壁蝕刻區域,所以圖中左側的側壁底部傾斜部分會向左側收縮,而右側只是少量的橫向蝕刻,最終使得整個通孔扭曲的部分會被矯正。由於側壁形貌被矯正,側壁中積累的電荷分佈也能被部分改善,有利於下一步蝕刻中保持蝕刻通孔102垂直向下延伸的方向性。In the first embodiment of the present invention, the first etching gas selected by the etching gas introduced in the intermediate processing step has a high selection ratio of cerium oxide to tantalum nitride etching speed, for example, greater than 5, and the optimum requirement is greater than 8 That is, the rate of etching yttrium oxide is more than 8 times that of etched tantalum nitride. Exemplary, such as C4F6 (30sccm), C4F8 (30sccm), also need to pass other auxiliary gases such as Ar (100sccm) and O2 (45sccm), this intermediate treatment gas only etches yttrium oxide very fast, nitriding矽 can not be quickly etched. The first etching gas may also be other fluorocarbon gases such as C4F6, C3F8, C5F8, etc., all of which can achieve rapid etching of the yttrium oxide material layer while having a high selectivity ratio with respect to tantalum nitride. The main processing gas is mainly different from the main etching gas in the first step in that the second etching gas mainly used for the tantalum nitride is typically reduced, such as CH2F2, and other hydrocarbon compounds such as CHF and CH3F. Both can achieve the object of the present invention. Taking FIG. 1A as an example, when the sidewall of the etching hole is initially inclined, the bottom of the via hole is located on the yttrium oxide material layer 101 (SiO2), and at this time, since the sidewall region above the bottom of the via hole 102 has been formed by the pre-etching process. Complete protection, so only the bottom will still be etched. The first etching gas in the intermediate processing gas rapidly etches the yttrium oxide material layer 101, and since the polymer generated by the second etching gas is reduced, the via sidewall protective layer formed by the new etching at the bottom is weaker than the upper sidewall, so The isotropic etching is more obvious, and the left side inclined sidewall etching region has a larger surface area than the right vertical sidewall etching region, so the sloped portion at the bottom of the left side wall of the drawing is shrunk to the left side, and the right side is only a small amount of lateral etching, which finally makes The twisted portion of the entire through hole will be corrected. Since the sidewall morphology is corrected, the charge distribution accumulated in the sidewalls can also be partially improved, which is advantageous for maintaining the directivity of the etch through-holes 102 extending vertically downward in the next etching.

當上述中間處理步驟繼續向下蝕刻,使得通孔102延伸到達氮化矽103材料層時,由於中間處理氣體的高選擇性,向下蝕刻的反應速度會顯著下降。在103材料層中向下蝕刻的作用主要是由向下轟擊的帶電粒子以及部分第一蝕刻氣體的低速蝕刻組合而成的,所以等向性蝕刻不再明顯,上方氧化矽材料層101被矯正後的側壁,通孔102的形貌不會被再次惡化向側壁方向過度蝕刻。最終在中間處理步驟完成時會得到如第3圖所示的垂直的側壁。When the intermediate processing step continues to etch down so that the via 102 extends to the material layer of the tantalum nitride 103, the reaction rate of the downward etching is significantly lowered due to the high selectivity of the intermediate processing gas. The effect of the downward etching in the 103 material layer is mainly composed of the downwardly bombarded charged particles and the low-speed etching of part of the first etching gas, so the isotropic etching is no longer obvious, and the upper yttrium oxide material layer 101 is corrected. On the rear side wall, the topography of the through hole 102 is not excessively etched in the direction of the side wall by being deteriorated again. Eventually, the vertical sidewalls as shown in Figure 3 will be obtained when the intermediate processing steps are completed.

中間處理步驟執行時間可以根據需要較佳地選擇,在很短的時間內如10~40秒內,較佳的如30秒內就能夠完成對側壁通孔形貌的矯正。在完成中間處理步驟後再次進入主蝕刻步驟,重新通入主蝕刻氣體繼續向下快速蝕刻直到達到目標深度。如果再次向下執行主蝕刻步驟的過程中需要蝕刻的深度仍然大於1.5~2um,則還要再次執行本發明定義的中間處理步驟和後續的主蝕刻步驟,直到達到目標深度。The intermediate processing step execution time can be preferably selected according to needs, and the correction of the sidewall through-hole morphology can be completed within a short period of time, such as 10 to 40 seconds, preferably within 30 seconds. After completing the intermediate processing step, the main etching step is again entered, and the main etching gas is re-introduced to continue the rapid etching down until the target depth is reached. If the depth required to be etched during the main etching step is still greater than 1.5 to 2 um, the intermediate processing step and the subsequent main etching step defined by the present invention are again performed until the target depth is reached.

本發明在主蝕刻步驟停止時大部分隻會有一層材料層的側壁開始出現傾斜,但是少部分情況會出現傾斜側壁連續在通孔的上下兩層材料層101、103中出現,具體結構請參考第2A圖。為解決這一問題本發明提出第二實施例,在進入中間處理步驟之後上層的氧化矽材料層101側壁上的傾斜部分先被第一蝕刻氣體蝕刻掉,暴露出原先覆蓋在氧化矽材料層101傾斜部分下方的位於氮化矽材料層103中的傾斜部分,通孔底部結構的局部放大圖如第2B圖所示的,通孔底部左側會出現一個臺階狀的凸起部以及與凸起部相連的傾斜部。此時中間處理氣體中的主要反應氣體即第一蝕刻氣體不能有效蝕刻下方氮化矽材料層103,向下蝕刻主要依靠帶電粒子的向下轟擊。由於臺階狀的凸起部會成為電界集中區,類似於尖端放電現象,入射的帶電粒子會集中向尖端區域飛去進行物理轟擊,經過一定時間的蝕刻能夠將側壁上的傾斜部和凸起部蝕刻掉,但是所耗時間相對第一實施例中較久。當然也可以在完成對上方氧化矽材料層101側壁傾斜部的蝕刻後,在進行氮化矽材料層103側壁傾斜部蝕刻時,將中間處理氣體中的第一蝕刻氣體替換為第二蝕刻氣體,此時其作用原理與前述第一實施例中蝕刻氧化矽材料層101側壁傾斜部的原理一樣,但是反應速度相對較快。同樣的,在完成上述中間處理步驟後回到主蝕刻步驟繼續向下蝕刻直到達到目標深度。或者中間處理步驟中先單獨通入第二蝕刻氣體,執行一定時間的蝕刻後在切換為單獨通入第一蝕刻氣體,只是蝕刻材料層的順序不同,都能修正兩種材料層上的側壁形貌扭曲,也能實現本發明的目的。In the present invention, when the main etching step is stopped, most of the sidewalls of only one layer of material start to be inclined, but in a small part, the inclined sidewalls appear continuously in the upper and lower material layers 101 and 103 of the through hole. For details, please refer to the structure. Figure 2A. To solve this problem, the present invention proposes a second embodiment in which the inclined portion on the sidewall of the upper layer of the cerium oxide material layer 101 is first etched away by the first etching gas after entering the intermediate processing step, exposing the layer 101 originally covered with the yttrium oxide material. The inclined portion in the layer of the tantalum nitride material 103 under the inclined portion, a partial enlarged view of the bottom structure of the through hole is as shown in FIG. 2B, and a stepped convex portion and a convex portion appear on the left side of the bottom of the through hole. Connected slopes. At this time, the main reaction gas in the intermediate process gas, that is, the first etching gas, cannot effectively etch the lower layer of tantalum nitride material 103, and the downward etching mainly relies on the downward bombardment of the charged particles. Since the stepped convex portion becomes a concentrated area of the electric boundary, similar to the tip discharge phenomenon, the incident charged particles will concentrate on the tip region to perform physical bombardment, and the inclined portion and the convex portion on the side wall can be etched after a certain period of etching. Etched, but the time taken is longer than in the first embodiment. Of course, after the etching of the inclined portion of the sidewall of the upper yttrium oxide material layer 101 is completed, when the sidewall of the tantalum nitride material layer 103 is etched, the first etching gas in the intermediate processing gas is replaced with the second etching gas. At this time, the principle of action is the same as that of the inclined portion of the sidewall of the ruthenium oxide material layer 101 in the first embodiment described above, but the reaction speed is relatively fast. Similarly, after completing the above intermediate processing steps, return to the main etching step and continue etching down until the target depth is reached. Or, in the intermediate processing step, the second etching gas is separately introduced, and after the etching for a certain period of time, the first etching gas is switched to be separately switched, except that the order of etching the material layers is different, and the sidewall shape on the two material layers can be corrected. The appearance of the present invention can also be achieved by distorting the appearance.

本發明在中間處理步驟中的中間處理氣體除了可以是第一蝕刻氣體外,也可以包含少量第二蝕刻氣體或者其他蝕刻氣體,但是中間處理氣體成分的選擇需要使得第一蝕刻氣體蝕刻第一材料層和第二材料層時具有足夠的選擇比,這個選擇比至少要大於5,最佳的需要大於8。當然在中間處理過程中也可以只通入第二蝕刻氣體,同時不通入或者少通入第一蝕刻氣體,這樣也能實現本發明目的,實現對蝕刻通孔形貌的矯正。本發明中相對習知技術添加中間處理步驟蝕刻用時小於40秒,典型的只有30秒不到,而整體的主蝕刻步驟耗時通常大於200秒,大部分製程需要300秒以上。所以中間處理步驟的耗時相對於整個蝕刻步驟的時長大於等於300秒來說額外增加的時間很短,但是對形貌改善的效果很明顯,而且不需要額外的氣體和其他硬件改動,所以能夠在增加成本很小的情況下顯著提高蝕刻質量。The intermediate processing gas in the intermediate processing step of the present invention may include a small amount of the second etching gas or other etching gas in addition to the first etching gas, but the selection of the intermediate processing gas component requires the first etching gas to etch the first material. The layer and the second material layer have a sufficient selection ratio, and the selection ratio is at least greater than 5, and the optimum requirement is greater than 8. Of course, it is also possible to pass only the second etching gas during the intermediate processing, and at the same time, the first etching gas is not introduced or introduced, so that the object of the invention can also be achieved, and the correction of the shape of the etched via hole can be realized. In the present invention, the intermediate processing step is added to the conventional processing step by less than 40 seconds, typically less than 30 seconds, and the overall main etching step is usually more than 200 seconds, and most processes require more than 300 seconds. Therefore, the time taken for the intermediate processing step is short compared to the duration of the entire etching step of 300 seconds or more, but the effect of the shape improvement is obvious, and no additional gas and other hardware changes are required, so It is possible to significantly improve the etching quality with a small increase in cost.

由於習知技術在蝕刻中所選用的第一蝕刻氣體和第二蝕刻氣體都是富含聚合物成分的氣體,所以極易在側壁上形成聚合物保護層,但是聚合物保護層會隨著蝕刻通孔的深入向下,也會積累的越來越厚,這會造成通孔直徑相應的逐漸縮小,最終蝕刻形成的通孔也會變成上大下小的倒梯形,這對半導體器件的性能造成不利影響。本發明中通過添加中間處理步驟實現對底部側壁微量的側向蝕刻,除了能夠實現的前述矯正通過側壁傾斜的功效外,還能同時括大通孔底部直徑,抵消聚合物層變厚造成的不利影響,進一步改善通孔形貌。Since the first etching gas and the second etching gas selected by the prior art in the etching are all gas-rich components, it is easy to form a polymer protective layer on the sidewall, but the polymer protective layer will be etched. As the through hole is deeper and downward, it will accumulate more and more thickly, which will cause the diameter of the through hole to gradually decrease accordingly. The through hole formed by the etching will also become an inverted trapezoid which is large and small, which causes the performance of the semiconductor device. Negative Effects. In the present invention, a slight lateral etching of the bottom sidewall is realized by adding an intermediate processing step, in addition to the effect of the above-mentioned correction through the sidewall tilting, the diameter of the bottom of the large through hole can be simultaneously included to offset the adverse effect caused by the thickening of the polymer layer. Further improve the shape of the through hole.

本發明提出的蝕刻方法包括主蝕刻步驟,在主蝕刻步驟中通入包含第一蝕刻氣體和第二蝕刻氣體的主蝕刻氣體,對交替層疊的第一材料層和第二材料層進行蝕刻,當蝕刻形成的通孔深度達到一定數值(1.5~2um)時切換進入中間處理步驟,在中間處理步驟中選擇第一蝕刻氣體作為中間處理氣體進行蝕刻,執行中間處理步驟一定時間使得通孔底部側壁傾斜部被消除,其中第一蝕刻氣體蝕刻第一材料層的和第二材料層的選擇比大於5,第二蝕刻氣體蝕刻第二材料層和第一材料層的選擇比大於5,最佳的上述選擇比需要大於8。The etching method proposed by the present invention includes a main etching step of etching a first material layer and a second material layer which are alternately stacked by introducing a main etching gas containing a first etching gas and a second etching gas in a main etching step. When the depth of the through hole formed by the etching reaches a certain value (1.5~2um), the process proceeds to the intermediate processing step, and in the intermediate processing step, the first etching gas is selected as the intermediate processing gas for etching, and the intermediate processing step is performed for a certain time to tilt the bottom side wall of the through hole. The portion is eliminated, wherein a first etching gas etches the first material layer and the second material layer has a selection ratio greater than 5, and the second etching gas etches the second material layer and the first material layer has a selection ratio greater than 5, preferably the above The choice ratio is greater than 8.

雖然本發明披露如上,但本發明並非限定於此。任何本領域技術人員,在不脫離本發明的精神和範圍內,均可作各種更動與修改,因此本發明的保護範圍應當以權利要求所限定的範圍為准。Although the present invention has been disclosed above, the present invention is not limited thereto. Any changes and modifications may be made by those skilled in the art without departing from the spirit and scope of the invention, and the scope of the invention should be determined by the scope defined by the appended claims.

100‧‧‧基板
101‧‧‧氧化矽材料層
102‧‧‧通孔
103‧‧‧氮化矽材料層
105‧‧‧遮罩材料層
100‧‧‧Substrate
101‧‧‧ layer of yttrium oxide material
102‧‧‧through hole
103‧‧‧layer of tantalum nitride material
105‧‧‧Material layer

第1A圖、第1B圖是習知技術交替層疊的多層材料層在蝕刻中形成扭曲通孔的過程示意圖;1A and 1B are schematic views showing a process of forming a twisted through hole in an etching process by a multilayer material layer which is alternately laminated by a conventional technique;

第2A圖是本發明第二實施例蝕刻過程中通孔側壁形貌變化示意圖,其中第2B圖是通孔底部之局部放大示意圖;2A is a schematic view showing the change of the sidewall shape of the through hole in the etching process of the second embodiment of the present invention, wherein FIG. 2B is a partially enlarged schematic view of the bottom of the through hole;

第3圖是本發明完成中間處理步驟後通孔側壁形貌之示意圖。Figure 3 is a schematic illustration of the sidewall morphology of the via after completion of the intermediate processing steps of the present invention.

100‧‧‧基板 100‧‧‧Substrate

101‧‧‧氧化矽材料層 101‧‧‧ layer of yttrium oxide material

102‧‧‧通孔 102‧‧‧through hole

103‧‧‧氮化矽材料層 103‧‧‧layer of tantalum nitride material

105‧‧‧遮罩材料層 105‧‧‧Material layer

Claims (10)

一種利用電漿對多層材料層進行蝕刻的方法,該多層材料層係包含多層交替層疊的一第一材料層和一第二材料層,該蝕刻方法係包含: 放置待蝕刻的一基板到一反應腔,該基板上方係包含該多層材料層,該多層材料層上方係包含具有蝕刻圖形的一遮罩層; 執行主蝕刻步驟,同時通入包括一第一蝕刻氣體和一第二蝕刻氣體到該反應腔內對該多層材料層進行蝕刻,直到蝕刻形成的一通孔達到一第一深度D時切換進入中間處理步驟; 執行該中間處理步驟,通入該第一蝕刻氣體或該第二蝕刻氣體之一的蝕刻氣體到該反應腔內對該多層材料層蝕刻以修正該通孔底部形貌,完成對該通孔底部形貌修正後再次執行該主蝕刻步驟; 其中該第一蝕刻氣體對該第一材料層和該第二材料層蝕刻選擇比大於5,該第二蝕刻氣體對該第二材料層和該第一材料層的蝕刻選擇比大於5。A method for etching a multi-layer material layer by using a plasma, the multi-layer material layer comprising a plurality of layers of a first material layer and a second material layer alternately stacked, the etching method comprising: placing a substrate to be etched to a reaction a cavity, the upper layer of the substrate comprises the multi-layer material layer, the multi-layer material layer comprises a mask layer having an etched pattern thereon; performing a main etching step while introducing a first etching gas and a second etching gas to the Etching the multi-layer material layer in the reaction chamber until a through hole formed by etching reaches a first depth D, and switching to an intermediate processing step; performing the intermediate processing step, introducing the first etching gas or the second etching gas An etching gas is etched into the reaction chamber to correct the bottom layer topography, and the main etching step is performed again after the bottom surface topography is corrected; wherein the first etching gas is a material layer and the second material layer have an etching selectivity ratio greater than 5, and the second etching gas has a larger etching selectivity ratio to the second material layer and the first material layer 5. 如申請專利範圍第1項所述之蝕刻方法,其中該第一蝕刻氣體對該第一材料層和該第二材料層的蝕刻選擇比大於8。The etching method of claim 1, wherein the first etching gas has an etching selectivity ratio of the first material layer and the second material layer to be greater than 8. 如申請專利範圍第1項所述之蝕刻方法,其中該第一材料層係為氧化矽材料層,該第二材料層係為氮化矽材料層,該第一蝕刻氣體係包含氟碳化合物,該第二蝕刻氣體係包含氟碳氫化合物。The etching method of claim 1, wherein the first material layer is a cerium oxide material layer, and the second material layer is a cerium nitride material layer, the first etching gas system comprising a fluorocarbon compound, The second etch gas system comprises a fluorohydrocarbon. 如申請專利範圍第3項所述之蝕刻方法,其中該氟碳化合物係包含C4F8和C4F6,該氟碳氫化合物係包含CH2F2。The etching method according to claim 3, wherein the fluorocarbon compound comprises C4F8 and C4F6, and the fluorocarbon compound comprises CH2F2. 如申請專利範圍第1項所述之蝕刻方法,其中該多層材料層包含的該第一材料層和該第二材料層的層數係大於24層,該多層材料層的厚度係大於2.4微米。The etching method of claim 1, wherein the multilayer material layer comprises the first material layer and the second material layer having a layer number greater than 24 layers, the multilayer material layer having a thickness greater than 2.4 microns. 如申請專利範圍第1項所述之蝕刻方法,其中該第一深度D係小於2微米。The etching method of claim 1, wherein the first depth D is less than 2 microns. 如申請專利範圍第6項所述之蝕刻方法,其中該第一深度D係大於1.5微米且小於2微米。The etching method of claim 6, wherein the first depth D is greater than 1.5 microns and less than 2 microns. 如申請專利範圍第7項所述之蝕刻方法,其中再次執行該主蝕刻步驟使得通孔深度第二次向下延伸達到深度為2D後再次執行該中間處理步驟。The etching method of claim 7, wherein the main etching step is performed again such that the through hole depth extends downward a second time to a depth of 2D, and the intermediate processing step is performed again. 如申請專利範圍第1項所述之蝕刻方法,其中該中間處理步驟的時間係小於40秒,多次執行的該主蝕刻步驟的時間長度係大於200秒。The etching method of claim 1, wherein the intermediate processing step has a time of less than 40 seconds, and the length of the main etching step performed multiple times is greater than 200 seconds. 一種利用電漿對多層材料層進行蝕刻的方法,該多層材料層係包含多層交替層疊的一第一材料層和一第二材料層,該蝕刻方法係包含: 放置待蝕刻一基板到一反應腔,該基板上方係包含該多層材料層,該多層材料層上方係包含具有蝕刻圖形的一遮罩層; 執行主蝕刻步驟,同時通入包括一第一蝕刻氣體和一第二蝕刻氣體到該反應腔內對該多層材料層進行蝕刻,直到蝕刻形成的一通孔達到一第一深度D時切換進入中間處理步驟; 執行該中間處理步驟,通入該第一蝕刻氣體到該反應腔內,在完成該通孔底部的部分形貌修正後,停止通入該第一蝕刻氣體,通入該第二蝕刻氣體到該反應腔內,完成對該通孔底部形貌修正後再次執行該主蝕刻步驟; 其中該第一蝕刻氣體對該第一材料層和該第二材料層蝕刻選擇比係大於5,該第二蝕刻氣體對該第二材料層和該第一材料層的蝕刻選擇比係大於5。A method for etching a multi-layer material layer by using a plasma, the multi-layer material layer comprising a plurality of layers of a first material layer and a second material layer alternately stacked, the etching method comprising: placing a substrate to be etched into a reaction chamber The substrate comprises a layer of the multi-layer material, the layer of the multi-layer material comprising a mask layer having an etched pattern thereon; performing a main etching step while introducing a first etching gas and a second etching gas to the reaction Etching the multi-layer material layer in the cavity until the through hole formed by the etching reaches a first depth D, and switching into an intermediate processing step; performing the intermediate processing step, introducing the first etching gas into the reaction chamber, and completing After the partial topography of the bottom of the through hole is corrected, the first etching gas is stopped, and the second etching gas is introduced into the reaction chamber, and the main etching step is performed again after the bottom surface topography is corrected; Wherein the first etching gas has an etching selectivity ratio to the first material layer and the second material layer greater than 5, the second etching gas is opposite to the second material layer and the second etching layer Etching selectivity ratio based material layer is greater than 5.
TW105114705A 2015-05-18 2016-05-12 Method for etching multilayer material by using plasma TWI631619B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
??201510253429.6 2015-05-18
CN201510253429.6A CN106298502B (en) 2015-05-18 2015-05-18 A method of multilayer material is etched using plasma

Publications (2)

Publication Number Publication Date
TW201642342A true TW201642342A (en) 2016-12-01
TWI631619B TWI631619B (en) 2018-08-01

Family

ID=57632103

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105114705A TWI631619B (en) 2015-05-18 2016-05-12 Method for etching multilayer material by using plasma

Country Status (2)

Country Link
CN (1) CN106298502B (en)
TW (1) TWI631619B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI728774B (en) * 2020-04-09 2021-05-21 健鼎科技股份有限公司 Method of fabricating circuit board structure
TWI787239B (en) * 2017-03-03 2022-12-21 日商東京威力科創股份有限公司 Method and apparatus for etching organic materials

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107658323B (en) * 2017-10-25 2019-11-01 武汉新芯集成电路制造有限公司 A kind of deep via forming method
JP6914211B2 (en) 2018-01-30 2021-08-04 株式会社日立ハイテク Plasma processing equipment and state prediction equipment
JP7158252B2 (en) * 2018-02-15 2022-10-21 東京エレクトロン株式会社 Plasma etching method and plasma etching apparatus
KR20190098922A (en) * 2018-02-15 2019-08-23 도쿄엘렉트론가부시키가이샤 Plasma etching method and plasma etching apparatus
US20220399361A1 (en) * 2021-06-10 2022-12-15 Macronix International Co., Ltd. Memory device and manufacturing method thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8614151B2 (en) * 2008-01-04 2013-12-24 Micron Technology, Inc. Method of etching a high aspect ratio contact
CN102738074B (en) * 2012-07-05 2014-07-02 中微半导体设备(上海)有限公司 Method for forming semiconductor structure
JP6154820B2 (en) * 2012-11-01 2017-06-28 東京エレクトロン株式会社 Plasma processing method and plasma processing apparatus
CN104871298A (en) * 2012-12-27 2015-08-26 日本瑞翁株式会社 Dry etching method
JP6013313B2 (en) * 2013-03-21 2016-10-25 東京エレクトロン株式会社 Method of manufacturing stacked semiconductor element, stacked semiconductor element, and manufacturing apparatus thereof
JP6211947B2 (en) * 2013-07-31 2017-10-11 東京エレクトロン株式会社 Manufacturing method of semiconductor device
CN103400762B (en) * 2013-08-26 2016-03-02 中微半导体设备(上海)有限公司 The formation method of semiconductor structure
JP6140575B2 (en) * 2013-08-26 2017-05-31 東京エレクトロン株式会社 Manufacturing method of semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI787239B (en) * 2017-03-03 2022-12-21 日商東京威力科創股份有限公司 Method and apparatus for etching organic materials
TWI728774B (en) * 2020-04-09 2021-05-21 健鼎科技股份有限公司 Method of fabricating circuit board structure

Also Published As

Publication number Publication date
CN106298502B (en) 2019-04-09
TWI631619B (en) 2018-08-01
CN106298502A (en) 2017-01-04

Similar Documents

Publication Publication Date Title
TW201642342A (en) Method for etching multilayered material layer by using plasma
US6083844A (en) Techniques for etching an oxide layer
EP3035369B1 (en) Plasma treatment method
US9165785B2 (en) Reducing bowing bias in etching an oxide layer
US7582532B2 (en) Method for fabricating semiconductor device
JP5174321B2 (en) Manufacturing method of semiconductor device
CN107644812B (en) Substrate etching method
CN103390581A (en) Through-silicon-via etching method
CN103578973A (en) Circulating etching method of silicon nitride hole with high depth-to-width ratio
CN107706145B (en) Isolation trench film filling structure, semiconductor memory device and preparation method
US20090068767A1 (en) Tuning via facet with minimal rie lag
KR20040027364A (en) Polysilicon etching method
US8753974B2 (en) Charge dissipation of cavities
KR20200113000A (en) Method for achieving sidewall etching
KR20070020865A (en) Method for manufacturing semiconductor device with metal fuse
US11854817B2 (en) Manufacturing method for deep trench capacitor with scalloped profile
CN102737984A (en) Semiconductor structure formation method
TW201604993A (en) Etching method of high aspect-ratio structure and manufacturing method of MEMS devices
JP4161857B2 (en) Manufacturing method of semiconductor device
JPH0677178A (en) Manufacture of semiconductor device
US9425086B2 (en) Method of controlling contact hole profile for metal fill-in
CN108133888B (en) Deep silicon etching method
JP4360393B2 (en) Polysilicon etching method
US20080050871A1 (en) Methods for removing material from one layer of a semiconductor device structure while protecting another material layer and corresponding semiconductor device structures
KR20090067608A (en) Method for forming pattern in semiconductor device