TW201626437A - Board processing method, computer storage medium, and board processing system - Google Patents

Board processing method, computer storage medium, and board processing system Download PDF

Info

Publication number
TW201626437A
TW201626437A TW104133509A TW104133509A TW201626437A TW 201626437 A TW201626437 A TW 201626437A TW 104133509 A TW104133509 A TW 104133509A TW 104133509 A TW104133509 A TW 104133509A TW 201626437 A TW201626437 A TW 201626437A
Authority
TW
Taiwan
Prior art keywords
exposure
substrate
wafer
processing
light
Prior art date
Application number
TW104133509A
Other languages
Chinese (zh)
Inventor
Seiji Nagahara
Gousuke Shiraishi
Yuichi Terashita
Masaru Tomono
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW201626437A publication Critical patent/TW201626437A/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/20Exposure; Apparatus therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Electron Beam Exposure (AREA)

Abstract

A board processing method for processing a board on which a resist film has been formed comprises: an exposure step in which an electron beam is used to perform a pattern exposure of the resist film on the board; a post-exposure step in which a UV light is used to perform a post-exposure of the resist film on the board after performance of the pattern exposure; a PEB processing step in which a PEB processing is performed for the board after the post-exposure; and a development processing step in which the resist film as subjected to the PEB processing is developed, thereby forming a resist pattern on the board. If a cycle time from the end of the exposure step to the start of the PEB processing step deviates from a predetermined time, the exposure amount in the post-exposure step is corrected in accordance with the deviation of the cycle time.

Description

基板處理方法、程式、電腦記憶媒體及基板處理系統 Substrate processing method, program, computer memory medium and substrate processing system

本發明,係關於進行基板之處理的基板處理系統、基板處理系統中之基板處理方法、程式及電腦記憶媒體者。 The present invention relates to a substrate processing system for performing substrate processing, a substrate processing method in a substrate processing system, a program, and a computer memory medium.

在半導體元件之製造工程的光微影處理中,係例如在半導體晶圓(以下,稱為「晶圓」)等的基板上形成有作為感光性被膜的光阻膜,其後,以對光阻膜施予曝光處理及顯像處理的方式,在基板上形成有預定的光阻圖案。該些一連串的處理,係由作為搭載有處理晶圓的各種處理部或搬送晶圓的搬送機構等之基板處理系統的塗佈顯像處理系統與設置於該塗佈顯像處理系統之外部的曝光裝置來進行。 In the photolithography process of the semiconductor element manufacturing process, for example, a photoresist film as a photosensitive film is formed on a substrate such as a semiconductor wafer (hereinafter referred to as "wafer"), and thereafter, the light is applied. The resist film is applied to the exposure process and the development process, and a predetermined photoresist pattern is formed on the substrate. The series of processes are applied to a coating processing system of a substrate processing system in which various processing units for processing wafers or a transfer mechanism for transporting wafers are mounted, and are provided outside the coating development processing system. The exposure device is used.

然而,近年來,伴隨著半導體元件更進一步高積體化,而要求光阻圖案之微細化。為了實現光阻圖案之微細化,而使用KrF準分子雷射、ArF準分子雷射的曝光處理已被實用化。 However, in recent years, with the further integration of semiconductor elements, the photoresist pattern is required to be miniaturized. In order to achieve the miniaturization of the photoresist pattern, exposure processing using a KrF excimer laser or an ArF excimer laser has been put into practical use.

關於像這樣的曝光處理,最近為了進一步實 現使圖案微細化,而提出一種使用EUV(Extreme Ultraviolet;極端紫外)光及EUV光阻劑的曝光處理(例如參閱專利文獻1)。 About the exposure processing like this, recently to further Now, the pattern is made fine, and an exposure treatment using EUV (Extreme Ultraviolet) light and an EUV photoresist is proposed (for example, refer to Patent Document 1).

[先前技術文獻] [Previous Technical Literature] [專利文獻] [Patent Literature]

[專利文獻1]日本特開2006-78744號公報 [Patent Document 1] Japanese Patent Laid-Open Publication No. 2006-78744

然而,與ArF雷射等相比,由於EUV光,係其能量較弱,因此,當採用EUV曝光時,則曝光的時間會變長,其結果將導致生產率下降。為提升生產率,雖考慮設置複數個EUV光之曝光裝置,但由於該曝光裝置非常昂貴,因此,從製造成本的觀點來看並不佳。 However, compared with ArF lasers and the like, since EUV light is weak in energy, when EUV exposure is employed, the exposure time becomes long, and as a result, productivity is lowered. In order to increase productivity, although an exposure apparatus that sets a plurality of EUV lights is considered, since the exposure apparatus is very expensive, it is not preferable from the viewpoint of manufacturing cost.

因此,提出一種電子束所致之曝光處理來作為針對EUV光阻劑的替代性曝光方法。但是,在電子束所致之曝光處理中,係使電子束在晶圓上掃描而描繪預定圖案,因此,曝光處理依然費時。作為其解決對策,有研究探討出在曝光裝置內設置複數個平台,並在各平台同時並行地對複數個晶圓進行曝光處理。 Therefore, an exposure treatment by an electron beam has been proposed as an alternative exposure method for an EUV photoresist. However, in the exposure processing by the electron beam, the electron beam is scanned on the wafer to draw a predetermined pattern, and therefore, the exposure processing is still time consuming. As a countermeasure, research has been conducted to provide a plurality of platforms in an exposure apparatus, and to perform exposure processing on a plurality of wafers simultaneously in parallel on each platform.

然而,通常由於塗佈顯像處理系統與曝光裝置之間之晶圓的收授係逐片進行,因此,存在有如下述之情形:在曝光裝置內同時並行地曝光處理複數個晶圓後的 情況下,自在曝光處理裝置完成了曝光處理起直至晶圓返回到塗佈顯像處理系統為止的作業時間,係於每一晶圓皆有差異。另一方面,在曝光處理後,直至返回到塗佈顯像處理系統後之晶圓被後曝光烘烤處理(以下,稱為「PEB處理」)為止的作業時間,係在各晶圓間被設定成一致。因此,當在曝光裝置中作業時間偏移時,則自曝光處理起直至PEB處理為止的時間無法成為一定,其結果,產生如下述之問題:在晶圓間,光阻圖案的線寬會不平均。 However, generally, since the wafer transfer between the coating development processing system and the exposure device is performed piece by piece, there is a case where the plurality of wafers are simultaneously exposed and processed in parallel in the exposure device. In this case, the working time from the completion of the exposure processing by the exposure processing device until the wafer is returned to the coating development processing system is different for each wafer. On the other hand, after the exposure processing, the work time until the wafer returned to the coating development processing system is subjected to the post-exposure baking treatment (hereinafter referred to as "PEB processing") is performed between the wafers. Set to be consistent. Therefore, when the work time is shifted in the exposure apparatus, the time from the exposure processing to the PEB processing cannot be made constant, and as a result, there is a problem that the line width of the photoresist pattern is not between the wafers. average.

本發明,係有鑑於該點而進行研究者,以下述者為目的:無關於自曝光處理結束起直至PEB處理開始的時間,使光阻圖案之線寬成為所期望者。 The present invention has been made in view of the above, and it is intended for the purpose of making the line width of the photoresist pattern desired from the end of the exposure process until the start of the PEB process.

為了達成前述目的,而本發明,係一種處理形成有光阻膜之基板的基板處理方法,其特徵係,具有:曝光工程,在基板上之光阻膜,藉由電子束進行圖案之曝光;後曝光工程,對進行前述圖案之曝光後之基板上的光阻膜,進行UV光所致之後曝光;PEB處理工程,對後曝光後的基板進行PEB處理;及顯像處理工程,對PEB處理後的光阻膜進行顯像,而在基板上形成光阻圖案,在自前述曝光工程結束起直至前述後曝光工程開始為止的作業時間從預定時間偏移時,因應該作業時間之偏移,修正該後曝光工程中的曝光量。 In order to achieve the above object, the present invention is a substrate processing method for processing a substrate on which a photoresist film is formed, characterized in that: an exposure process, a photoresist film on a substrate, and exposure of a pattern by an electron beam; After the exposure process, the photoresist film on the substrate after the exposure of the foregoing pattern is exposed by UV light; the PEB processing works, the PEB process is performed on the substrate after the exposure; and the image processing process is performed on the PEB. After the photoresist film is developed, a photoresist pattern is formed on the substrate, and when the work time from the end of the exposure process to the start of the post-exposure process is shifted from the predetermined time, the work time is shifted. Correct the exposure in this post exposure project.

根據本發明,由於是在進行圖案曝光後且 PEB處理之前,對基板上的光阻膜進行UV光所致之後曝光,因此,在該圖案曝光後,可藉由UV光之照射,輔助性地投入能量,使光阻膜中之酸產生劑分解而產生酸,或促進自由基成分的產生。而且,例如於在曝光裝置內同時並行地曝光處理複數個晶圓後時等、於假定自曝光工程結束起直至PEB處理工程開始為止之作業時間從預定時間偏移時,換言之,於自曝光工程結束起直至後曝光工程開始為止的時間從預定時間偏移時,以因應該作業時間的偏移而修正的曝光量進行後曝光,因此,可適當地調整光阻膜中之酸的產生量或自由基成分的產生量。因此,即便為自曝光工程結束起直至後曝光工程開始為止的時間從預定時間偏移時,亦可使開始PEB處理工程之時點之光阻膜的狀態成為與作業時間如同預定時間時相同的狀態。其結果,可無關於自曝光處理結束起直至PEB處理開始為止的時間,使光阻圖案之線寬成為所期望者。 According to the present invention, since the pattern is exposed and Before the PEB treatment, the photoresist film on the substrate is exposed to UV light, and then, after the pattern is exposed, energy can be assisted by irradiation of UV light to make the acid generator in the photoresist film. Decomposes to produce acid, or promotes the production of free radical components. Further, for example, when a plurality of wafers are simultaneously exposed and processed in parallel in the exposure apparatus, etc., the operation time from the end of the exposure process until the start of the PEB processing is shifted from the predetermined time, in other words, in the self-exposure process When the time from the end to the start of the post-exposure process is shifted from the predetermined time, the post-exposure is performed with the exposure amount corrected by the shift of the work time. Therefore, the amount of acid generated in the photoresist film can be appropriately adjusted or The amount of free radical component produced. Therefore, even if the time from the end of the exposure process until the start of the post-exposure process is shifted from the predetermined time, the state of the photoresist film at the time when the PEB process is started can be made the same as the work time as the predetermined time. . As a result, it is possible to make the line width of the photoresist pattern desired, regardless of the time from the end of the exposure process to the start of the PEB process.

在前述曝光工程中,係對複數片基板同時進行圖案之曝光,自前述後曝光工程結束起直至前述PEB處理工程開始為止的時間,係亦可在各基板間為相同。 In the exposure process, the plurality of substrates are simultaneously exposed to the pattern, and the time from the end of the post-exposure process to the start of the PEB process may be the same between the substrates.

前述後曝光,係亦可藉由使光照射部(該光照射部,係將較基板之直徑更短的複數個光源,從基板之一端側朝向基板之另一端側,涵蓋基板之直徑以上的長度,並排地設置於直線上)與基板往與並排有前述光源之方向正交的方向相對移動的方式而進行。 In the post-exposure, the light-irradiating portion (the light-irradiating portion may have a plurality of light sources having a shorter diameter than the substrate, from one end side of the substrate toward the other end side of the substrate, covering the diameter of the substrate or more The lengths are arranged side by side on a straight line) and the substrate is relatively moved in a direction orthogonal to the direction in which the light sources are arranged side by side.

另一觀點之本發明,係提供一種程式,該程 式,係在控制該基板處理系統之控制裝置的電腦上動作,以便藉由基板處理系統執行前述基板處理方法。 Another aspect of the invention provides a program for the process The operation is performed on a computer that controls the control device of the substrate processing system to perform the aforementioned substrate processing method by the substrate processing system.

又,另一觀點之本發明,係提供一種儲存有前述程式之可讀取之電腦記憶媒體。 Still another aspect of the invention provides a readable computer memory medium storing the aforementioned program.

而且,另一觀點之本發明,係一種處理基板之基板處理系統,其特徵係,具有:處理站,設置有對基板進行PEB處理及顯像處理的複數個處理裝置;介面站,在前述基板處理系統與曝光裝置(該曝光裝置,係設置於該前述基板處理系統的外部,在基板上之光阻膜,藉由電子束進行圖案的曝光)之間收授基板;光照射裝置,對在前述曝光裝置進行圖案之曝光後之基板上的光阻膜,進行UV光所致之後曝光;及控制裝置,在自前述曝光裝置之曝光結束起直至處理站之PEB處理開始為止的作業時間從規定時間偏移時,因應該作業時間之偏移,修正前述光照射裝置之後曝光中的曝光量。 Furthermore, the present invention is a substrate processing system for processing a substrate, comprising: a processing station provided with a plurality of processing devices for performing PEB processing and development processing on the substrate; and an interface station on the substrate The processing system and the exposure device (the exposure device is disposed outside the substrate processing system, the photoresist film on the substrate, and the exposure of the pattern by the electron beam) receives the substrate; the light irradiation device is opposite The photoresist film on the substrate after the exposure of the exposure device is exposed to UV light, and the control device adjusts the operation time from the end of the exposure of the exposure device to the start of the PEB process at the processing station. When the time is shifted, the exposure amount in the exposure after the light irradiation device is corrected due to the deviation of the operation time.

前述曝光裝置與前述介面站,係經由裝載鎖定室而連接,在前述曝光裝置中,係亦可對複數片基板同時進行圖案之曝光,在前述裝載鎖定室與前述曝光裝置之間,係亦可成批地收授複數片基板。 The exposure device and the interface station are connected via a load lock chamber. In the exposure device, a plurality of substrates may be simultaneously exposed by a pattern, and between the load lock chamber and the exposure device. A plurality of substrates are received in batches.

前述光照射裝置,係亦可具有:光照射部,將較基板之直徑更短的複數個光源,從基板之一端側朝向基板之另一端側,涵蓋基板之直徑以上的長度,並排地設置於直線上;及移動機構,使前述光照射部與基板往與並排有前述光源之方向正交的方向相對移動。 In the light irradiation device, the light irradiation unit may have a plurality of light sources that are shorter than the diameter of the substrate, and cover the length of the substrate or more from one end side of the substrate toward the other end side of the substrate, and are arranged side by side. And a moving mechanism that relatively moves the light-irradiating portion and the substrate in a direction orthogonal to a direction in which the light source is arranged side by side.

根據本發明,可無關於自曝光處理結束起直至PEB處理開始為止的時間,使光阻圖案之線寬成為所期望者 According to the present invention, the line width of the resist pattern can be made desired regardless of the time from the end of the exposure process to the start of the PEB process.

1‧‧‧塗佈顯像處理系統 1‧‧‧ Coating imaging system

10‧‧‧匣盒站 10‧‧‧匣Box Station

11‧‧‧處理站 11‧‧‧ Processing station

12、14‧‧‧介面站 12, 14‧‧ ‧ interface station

13‧‧‧後曝光站 13‧‧‧post exposure station

15‧‧‧曝光裝置 15‧‧‧Exposure device

20‧‧‧匣盒載置台 20‧‧‧匣Box mounting table

21‧‧‧匣盒載置板 21‧‧‧匣 box mounting board

22‧‧‧搬送路徑 22‧‧‧Transfer path

23‧‧‧晶圓搬送裝置 23‧‧‧ wafer transfer device

30‧‧‧下部反射防止膜形成裝置 30‧‧‧Bottom reflection preventing film forming device

31‧‧‧光阻塗佈裝置 31‧‧‧Photoresist coating device

32‧‧‧上部反射防止膜形成裝置 32‧‧‧Upper reflection preventing film forming device

33‧‧‧顯像處理裝置 33‧‧‧Development processing device

40‧‧‧熱處理裝置 40‧‧‧ Heat treatment unit

41‧‧‧黏著裝置 41‧‧‧Adhesive device

42‧‧‧周邊曝光裝置 42‧‧‧ Peripheral exposure device

70‧‧‧晶圓搬送機構 70‧‧‧ wafer transfer mechanism

71、72‧‧‧晶圓檢查裝置 71, 72‧‧‧ Wafer inspection equipment

80‧‧‧晶圓搬送機構 80‧‧‧ wafer transfer mechanism

90‧‧‧晶圓搬送機構 90‧‧‧ wafer transfer mechanism

100、111‧‧‧裝載鎖定室 100, 111‧‧‧Load lock room

102‧‧‧光照射裝置 102‧‧‧Lighting device

300‧‧‧控制裝置 300‧‧‧Control device

W‧‧‧晶圓 W‧‧‧ wafer

D‧‧‧晶圓搬送區域 D‧‧‧ wafer transfer area

C‧‧‧匣盒 C‧‧‧匣 box

[圖1]示意地表示本實施形態之塗佈顯像處理系統之構成之概略的平面圖。 Fig. 1 is a plan view schematically showing the configuration of a coating development processing system of the present embodiment.

[圖2]示意地表示本實施形態之塗佈顯像處理系統之構成之概略的正視圖。 Fig. 2 is a front elevational view showing the outline of the configuration of the coating development processing system of the embodiment.

[圖3]示意地表示本實施形態之塗佈顯像處理系統之構成之概略的後視圖。 Fig. 3 is a rear elevational view schematically showing the configuration of a coating development processing system of the embodiment.

[圖4]示意地表示光照射裝置之構成之概略的側視圖。 Fig. 4 is a side view schematically showing the configuration of a light irradiation device.

[圖5]示意地表示光照射裝置之構成之概略的平面圖。 Fig. 5 is a plan view schematically showing the configuration of a light irradiation device.

[圖6]自各晶圓之曝光處理起直至PEB處理為止的時序圖。 Fig. 6 is a timing chart from the exposure processing of each wafer to the PEB processing.

[圖7]示意地表示其他本實施形態之光照射裝置之構成之概略的平面圖。 Fig. 7 is a plan view schematically showing the configuration of another light irradiation device of the present embodiment.

以下,說明本發明之實施形態。圖1,係示意地表示作為本實施形態之基板處理系統之塗佈顯像處理系統1之構成之概略的說明圖。圖2及圖3,係分別為示意地表示塗佈顯像處理系統1之內部構成之概略的正視圖與後視圖。 Hereinafter, embodiments of the present invention will be described. FIG. 1 is a schematic view showing a schematic configuration of a coating development processing system 1 as a substrate processing system according to the present embodiment. 2 and 3 are a front view and a rear view, respectively, schematically showing the internal configuration of the coating development processing system 1.

塗佈顯像處理系統1,係如圖1所示,具有:匣盒站10,搬入搬出收容有複數片晶圓W的匣盒C;處理站11,具備有對晶圓W施予預定處理的複數個各種處理裝置;介面站12,設置為鄰接於處理站11;後曝光站13,對圖案曝光後的晶圓進行後曝光;及介面站14,連接於後曝光站13。在塗佈顯像處理系統1之介面站14的Y方向正方向側,係鄰接設置有對晶圓W進行圖案之曝光的曝光裝置15。介面站14,係在與曝光裝置15之間進行晶圓W之收授。在曝光裝置15,係設置有曝光平台15a,該曝光平台15a,係對於光阻形成後的晶圓W,藉由電子束,對複數個晶圓W同時並行地進行圖案之曝光。另外,在本實施形態中之曝光裝置15,係例如對4片晶圓W同時進行曝光。 As shown in FIG. 1, the coating development processing system 1 includes a cassette station 10 for loading and unloading a cassette C in which a plurality of wafers W are accommodated, and a processing station 11 for performing predetermined processing on the wafer W. The plurality of processing devices are disposed; the interface station 12 is disposed adjacent to the processing station 11; the post-exposure station 13 is configured to post-exposure the wafer after the pattern exposure; and the interface station 14 is coupled to the post-exposure station 13. An exposure device 15 provided with a pattern for exposing the wafer W is adjacent to the positive side of the interface station 14 of the coating development processing system 1 in the Y direction. The interface station 14 performs the wafer W reception with the exposure device 15. The exposure device 15 is provided with an exposure stage 15a for performing pattern exposure on a plurality of wafers W in parallel by an electron beam with respect to the wafer W after the photoresist is formed. Further, in the exposure apparatus 15 of the present embodiment, for example, four wafers W are simultaneously exposed.

在匣盒站10,係設置有:複數個匣盒載置板21,在匣盒載置台20上配置有複數個,載置匣盒C;及晶圓搬送裝置23,在延伸於X方向的搬送路徑22上移動自如。晶圓搬送裝置23,係亦可於上下方向及繞垂直軸周圍(θ方向)移動自如,可在各匣盒載置板21上的匣盒C與後述之處理站11之收授區塊G3的收授裝置之間搬送晶 圓W。 In the cassette station 10, a plurality of cassette mounting plates 21 are provided, and a plurality of cassette cassettes C are placed on the cassette mounting table 20, and the cassette transporting device 23 is extended in the X direction. The transport path 22 moves freely. The wafer transfer device 23 can also be moved in the vertical direction and around the vertical axis (theta direction), and the cassette C on each of the cassette mounting plates 21 and the receiving block G3 of the processing station 11 to be described later. Transfer of crystal between the receiving devices Round W.

在處理站11,係設置具備有各種裝置之複數個例如4個區塊G1、G2、G3、G4。例如在第1區塊G1,係如圖2所示,從下方依序層疊有例如4層複數個液處理裝置,例如包括:下部反射防止膜形成裝置30,在晶圓W之光阻膜的下層形成反射防止膜(以下稱為「下部反射防止膜」);光阻塗佈裝置31,對晶圓W塗佈光阻液而形成光阻膜;上部反射防止膜形成裝置32,在晶圓W之光阻膜的上層形成反射防止膜(以下稱為「上部反射防止膜」);及顯像處理裝置33,對晶圓W進行顯像處理。另外,作為本實施形態中之光阻,係例如使用EUV光阻劑。 In the processing station 11, a plurality of, for example, four blocks G1, G2, G3, and G4 having various devices are provided. For example, in the first block G1, as shown in FIG. 2, for example, four liquid processing apparatuses are stacked in this order from the bottom, for example, including a lower anti-reflection film forming device 30, and a photoresist film on the wafer W. An anti-reflection film (hereinafter referred to as "lower anti-reflection film") is formed in the lower layer; the photoresist coating device 31 applies a photoresist solution to the wafer W to form a photoresist film; and the upper anti-reflection film forming device 32 is on the wafer. An antireflection film (hereinafter referred to as "upper reflection preventing film") is formed on the upper layer of the photoresist film of W, and a development processing device 33 performs development processing on the wafer W. Further, as the photoresist in the present embodiment, for example, an EUV photoresist is used.

該些第1區塊G1的各裝置30~33,係具有處理時收容晶圓W的複數個杯體F例如4個杯體F,可並行地處理複數個晶圓W。 Each of the devices 30 to 33 of the first block G1 has a plurality of cups F for storing the wafer W during processing, for example, four cups F, and a plurality of wafers W can be processed in parallel.

例如在第2區塊G2,係如圖3所示,在上下方向與水平方向並排設置有:進行晶圓W之熱處理的熱處理裝置40或作為對晶圓W進行疏水化處理之疏水化處理裝置的黏著裝置41、對晶圓W之外周部進行曝光的周邊曝光裝置42。熱處理裝置40,係具有熱板與冷卻板,可進行加熱處理與冷卻處理兩者,該熱板,係載置晶圓W而進行加熱,該冷卻板,係載置晶圓W而進行冷卻。另外,在熱處理裝置40中,係進行曝光前所進行的預烘烤處理或曝光後所進行的PEB處理等各種熱處理。 For example, in the second block G2, as shown in FIG. 3, a heat treatment device 40 for performing heat treatment of the wafer W or a hydrophobization treatment device for hydrophobizing the wafer W is arranged side by side in the vertical direction. The adhesive device 41 is a peripheral exposure device 42 that exposes the outer peripheral portion of the wafer W. The heat treatment apparatus 40 includes a hot plate and a cooling plate which can perform both heat treatment and cooling treatment. The hot plate is heated by placing the wafer W on which the wafer W is placed and cooled. Further, in the heat treatment apparatus 40, various heat treatments such as a prebaking treatment performed before exposure or a PEB treatment performed after exposure are performed.

在收授區塊G3,係從下方依序設置有複數個收授裝置50、51、52、53、54、55、56。在收授區塊G4,係從下方依序設置有複數個收授裝置60、61、62。 In the receiving block G3, a plurality of receiving devices 50, 51, 52, 53, 54, 55, 56 are sequentially disposed from below. In the receiving block G4, a plurality of receiving devices 60, 61, 62 are sequentially disposed from below.

如圖1所示,在收授區塊G3之Y方向正方向側旁,係設置有晶圓搬送機構70。晶圓搬送機構70,係例如具有可在Y方向、θ方向及上下方向移動自如的搬送臂。在晶圓搬送機構70之X方向正方向側及負方向側,係夾著晶圓搬送機構70而設置有晶圓檢查裝置71、72。 As shown in FIG. 1, a wafer transfer mechanism 70 is provided beside the positive direction side of the Y direction of the receiving block G3. The wafer transfer mechanism 70 has, for example, a transfer arm that is movable in the Y direction, the θ direction, and the vertical direction. The wafer inspection apparatuses 71 and 72 are provided on the positive side and the negative side in the X direction of the wafer transfer mechanism 70 with the wafer transfer mechanism 70 interposed therebetween.

在晶圓搬送機構70之Y方向正方向側,係設置有暫時收容複數個晶圓W的晶圓載置部73、74。晶圓載置部73,係配置為靠近第2區塊G2;晶圓載置部74,係配置為靠近第1區塊G1。而且,晶圓搬送機構70,係以支撐晶圓W的狀態上下移動,可在收授區塊G3內的各收授裝置、晶圓檢查裝置71、72及晶圓載置部73、74之間搬送晶圓W。另外,本實施形態中之晶圓檢查裝置71,係例如測定形成於晶圓W之圖案的線寬或側壁角等者。晶圓檢查裝置72,係例如測定已形成之圖案與其後所曝光之圖案的重疊誤差者。 On the positive side in the Y direction of the wafer transfer mechanism 70, wafer mounting portions 73 and 74 that temporarily accommodate a plurality of wafers W are provided. The wafer mounting portion 73 is disposed close to the second block G2, and the wafer mounting portion 74 is disposed close to the first block G1. Further, the wafer transfer mechanism 70 moves up and down in a state in which the wafer W is supported, and can be placed between each of the receiving devices, the wafer inspection devices 71 and 72, and the wafer mounting portions 73 and 74 in the receiving block G3. Transfer wafer W. In the wafer inspection device 71 of the present embodiment, for example, the line width or the side wall angle of the pattern formed on the wafer W is measured. The wafer inspection device 72 is, for example, a measure of the overlap error of the formed pattern and the pattern exposed thereafter.

如圖1所示,在第1區塊G1與第2區塊G2之間的區域,係形成有晶圓搬送區域D。在晶圓搬送區域D,係配置有複數個晶圓搬送機構80。晶圓搬送機構80,係例如具有可在Y方向、X方向、θ方向及上下方向移動自如的搬送臂。晶圓搬送機構80,係在晶圓搬送區域D內移動,可對於周圍的第1區塊G1、第2區塊G2與位於 介面站12之收授區塊G4內的預定收授裝置及晶圓載置部73、74搬送晶圓W。 As shown in FIG. 1, a wafer transfer region D is formed in a region between the first block G1 and the second block G2. In the wafer transfer area D, a plurality of wafer transfer mechanisms 80 are disposed. The wafer transfer mechanism 80 has, for example, a transfer arm that is movable in the Y direction, the X direction, the θ direction, and the vertical direction. The wafer transfer mechanism 80 moves in the wafer transfer region D, and can be positioned around the first block G1 and the second block G2. The predetermined receiving device and the wafer placing portions 73 and 74 in the receiving block G4 of the interface station 12 transport the wafer W.

在介面站12,係如前述設置有:收授區塊G4,具有收授裝置60、61、62;及晶圓搬送機構90,可對該些複數個收授裝置60、61、62搬入搬出晶圓W。晶圓搬送機構90,係例如具有可在X方向、Y方向、θ方向及上下方向移動自如的臂部。 In the interface station 12, as described above, the receiving block G4 is provided with the receiving devices 60, 61, 62; and the wafer transfer mechanism 90 can carry in and out the plurality of receiving devices 60, 61, 62 Wafer W. The wafer transfer mechanism 90 has, for example, an arm portion that is movable in the X direction, the Y direction, the θ direction, and the vertical direction.

於後曝光站13,係在可藉由介面站12之晶圓搬送機構90進行存取的位置,設置有構成為可對內部進行排氣的裝載鎖定室100。而且,在該後曝光站13內,在可對裝載鎖定室100進行存取的位置設置有晶圓搬送機構101。又,在晶圓搬送機構101可進行存取的位置,係設置有作為對圖案曝光後的晶圓照射UV光而進行後曝光之裝置的光照射裝置102。 The post-exposure station 13 is provided with a load lock chamber 100 configured to exhaust the inside at a position accessible by the wafer transfer mechanism 90 of the interface station 12. Further, in the post-exposure station 13, a wafer transfer mechanism 101 is provided at a position where the load lock chamber 100 can be accessed. Further, at a position where the wafer transfer mechanism 101 can access, a light irradiation device 102 that is a device that irradiates the wafer after the pattern exposure with UV light and performs post-exposure is provided.

光照射裝置102,係例如如圖4及圖5所示,具有:載置台103,載置晶圓W;及光照射部104,對載置台103上的晶圓W照射預定波長的UV光。本實施形態中之光照射部104,係構成為對形成於晶圓W上之光阻膜R的全面成批地進行曝光之所謂的成批曝光型之裝置。光照射部104,係例如具有複數個較晶圓W之直徑更長之直管形狀的光源105。各光源105,係例如以覆蓋晶圓W上面之全面的方式,無間隙地並排配置。從各光源105朝向晶圓W照射UV光。UV光之波長,係例如220~280nm,配合所使用之光阻的感度,使用各種波長帶例如222nm、 248nm或254nm。另外,光照射部104,例如亦可為採用線狀之光源,使晶圓W或該光源的至少一方移動或旋轉,從而使UV光在晶圓W上掃描的構成,且只要為可對晶圓W之上面的全面均一地照射UV光,則不限定於本實施形態的內容。又,作為光照射部104,係亦可採用如下述構成的光照射裝置:對應於曝光裝置15中之圖案曝光的發射尺寸,逐發地照射UV光而進行後曝光。 As shown in FIGS. 4 and 5, for example, the light irradiation device 102 includes a mounting table 103 on which the wafer W is placed, and a light irradiation unit 104 that irradiates the wafer W on the mounting table 103 with UV light of a predetermined wavelength. The light-irradiating portion 104 in the present embodiment is a so-called batch exposure type device that exposes the photoresist film R formed on the wafer W in a batch manner. The light irradiation unit 104 is, for example, a plurality of light sources 105 having a straight tube shape that is longer than the diameter of the wafer W. Each of the light sources 105 is arranged side by side without gaps, for example, so as to cover the entire surface of the wafer W. The UV light is irradiated from the respective light sources 105 toward the wafer W. The wavelength of the UV light, for example, 220 to 280 nm, in combination with the sensitivity of the photoresist used, using various wavelength bands such as 222 nm, 248 nm or 254 nm. Further, the light irradiation unit 104 may be configured to use a linear light source to move or rotate at least one of the wafer W or the light source to scan the wafer W, and to form a crystal. The uniform uniform illumination of the UV light on the upper surface of the circle W is not limited to the contents of the present embodiment. Further, as the light-irradiating portion 104, a light-irradiating device having a configuration in which the UV light is irradiated one by one in accordance with the emission size of the pattern exposure in the exposure device 15 may be employed.

後曝光站13,係氣密性地構成,可藉由未圖示之減壓裝置,減壓至預定的減壓度,例如10-4Pa~10-7Pa。藉此,可抑制UV光照射時或在後曝光站13內的移動中,因空氣中微量含有之胺成分或氧所引起之酸或自由基的喪失活性。又,由於後曝光站13,係氣密性地構成,因此,亦可例如以封入氮等之非氧化性氣體的方式,將後曝光站13內保持為低氧氣環境來代替減壓。 The post-exposure station 13 is configured to be airtight, and can be decompressed to a predetermined degree of decompression by a decompression device (not shown), for example, 10 -4 Pa to 10 -7 Pa. Thereby, it is possible to suppress the loss of activity of an acid or a radical caused by an amine component or oxygen contained in a trace amount in the air during irradiation of the UV light or during movement in the post-exposure station 13. Further, since the post-exposure station 13 is configured to be airtight, it is also possible to maintain the low-oxygen environment in the post-exposure station 13 instead of decompressing, for example, by enclosing a non-oxidizing gas such as nitrogen.

與後曝光站13連接的介面站14亦氣密性地構成。在介面站14中之後曝光站13之晶圓搬送機構101可進行存取的位置,係設置具有載置台等的收授裝置110。在收授裝置110旁,係設置有晶圓搬送機構112,該晶圓搬送機構112,係在與構成為可對內部進行排氣的裝載鎖定室111之間搬送該收授裝置110的晶圓W。 The interface station 14 connected to the post-exposure station 13 is also airtight. After the interface station 14 and the wafer transfer mechanism 101 of the exposure station 13 are accessible, a receiving device 110 having a mounting table or the like is provided. Next to the receiving device 110, a wafer transfer mechanism 112 for transporting the wafer of the transfer device 110 to the load lock chamber 111 configured to exhaust the inside is provided. W.

介面站14之裝載鎖定室111,係與進行圖案之曝光的曝光裝置15連接。在裝載鎖定室111中,係構成為可收容複數片例如4片晶圓W,在介面站14與曝光裝置15之間成批地收授4片晶圓W。另外,在此,所謂 「成批地收授」,係指可藉由在將複數片晶圓W收容於裝載鎖定室111的狀態下,對內部進行排氣的方式,以一次排氣動作來收授複數片晶圓W的意思,實際上,無關於在與各裝載鎖定室111之間,同時並行地進行複數片晶圓W之收授。在本實施形態中,由於晶圓搬送機構112,係例如在與裝載鎖定室111之間逐片進行晶圓W之收授,因此,在「成批地收授」晶圓W時,例如4片晶圓W中之一開始藉由裝載鎖定室111所收授的晶圓W與第2次以後所收授的晶圓W,係成為以後之搬送的時序不同。 The load lock chamber 111 of the interface station 14 is connected to an exposure device 15 that performs exposure of the pattern. The load lock chamber 111 is configured to accommodate a plurality of sheets, for example, four wafers W, and to receive four wafers W in batches between the interface station 14 and the exposure device 15. In addition, here, the so-called "Batch in a batch" means that a plurality of wafers can be received by one exhaust operation by venting the inside while the plurality of wafers W are housed in the load lock chamber 111. W means that, in fact, it is not necessary to perform the reception of a plurality of wafers W in parallel with each of the load lock chambers 111. In the present embodiment, the wafer transfer mechanism 112 performs the transfer of the wafer W one by one between the load lock chamber 111. Therefore, when the wafer W is "batched in batches", for example, 4 The wafer W that is loaded by the load lock chamber 111 and the wafer W that is received after the second time are one of the wafer Ws, and the timing of the subsequent transfer is different.

又,雖然前述所揭示之裝載鎖定室100亦可與裝載鎖定室111同樣地收容4片晶圓W,可在與介面站12之間成批地收授4片晶圓W,但在本實施形態中,係以下述的情形為例來進行說明:將在光照射裝置102完成了後曝光的晶圓W依序經由裝載鎖定室,逐片收授於介面站12側。 Further, although the load lock chamber 100 disclosed above can accommodate four wafers W in the same manner as the load lock chamber 111, four wafers W can be collectively received between the interface station 12, but in the present embodiment. In the embodiment, the following description is taken as an example: the wafer W that has been exposed after the light irradiation device 102 is completed is sequentially transferred to the interface station 12 side via the load lock chamber.

在曝光平台15a中,係例如藉由電子束,對晶圓W上之光阻進行圖案的曝光。在該曝光處理中,係由於當環境中存在有氣體分子時,電子束能量被該氣體分子吸收而衰減,因此,曝光裝置15內,係藉由未圖示之減壓裝置,被減壓至預定的減壓度例如10-4Pa~10-7Pa。 In the exposure stage 15a, the photoresist on the wafer W is subjected to pattern exposure by, for example, an electron beam. In the exposure process, when gas molecules are present in the environment, the electron beam energy is absorbed by the gas molecules and is attenuated. Therefore, the exposure device 15 is depressurized by a pressure reducing device (not shown). The predetermined degree of decompression is, for example, 10 -4 Pa to 10 -7 Pa.

在以上之塗佈顯像處理系統1,係如圖1所示設置有控制裝置300。控制裝置300,係根據處理配方來控制上述之各種處理裝置或各晶圓搬送機構等之驅動系統的動作,並且管理各種處理裝置中之晶圓處理的作業時間 或各晶圓搬送機構之晶圓搬送中的作業時間,抑或在與曝光裝置15之間進行與晶圓W之曝光相關之資訊的交換。 In the above coating development processing system 1, a control device 300 is provided as shown in FIG. The control device 300 controls the operation of the drive systems of the various processing devices or the respective wafer transfer mechanisms and the like according to the processing recipe, and manages the operation time of the wafer processing in the various processing devices. Or the operation time in the wafer transfer of each wafer transfer mechanism, or the exchange of information related to the exposure of the wafer W with the exposure device 15.

另外,控制裝置300,係例如藉由具備有CPU或記憶體等的電腦所構成,例如藉由執行記憶於記憶體之程式的方式,可實現塗佈顯像處理系統1之塗佈處理。另外,用於實現塗佈顯像處理系統1之塗佈處理的各種程式,係被記錄於例如電腦可讀取之硬碟(HD)、軟碟片(FD)、光碟(CD)、磁光碟(MO)、記憶卡等的記憶媒體H者,使用從該記憶媒體H安裝至控制裝置300者。 Further, the control device 300 is configured by, for example, a computer including a CPU or a memory, and the coating process of the coating development processing system 1 can be realized by, for example, executing a program stored in a memory. Further, various programs for realizing the coating process of the coating development processing system 1 are recorded on, for example, a computer readable hard disk (HD), a floppy disk (FD), a compact disk (CD), a magneto-optical disk. The memory medium H such as a (MO) or a memory card is used to be mounted to the control device 300 from the memory medium H.

接下來,與塗佈顯像處理系統1全體所進行之晶圓處理的程序一起說明如上述構成之塗佈顯像處理系統1所進行之晶圓W的處理方法。 Next, a method of processing the wafer W by the coating development processing system 1 configured as described above will be described together with a program for performing wafer processing by the entire development processing system 1.

在晶圓W之處理時,首先,收容有複數片晶圓W的匣盒C,係被載置於匣盒站10之預定的匣盒載置板21。其後,藉由晶圓搬送裝置23依序取出匣盒C內的各晶圓W,而搬送至處理站11之收授區塊G3。 At the time of processing of the wafer W, first, the cassette C in which the plurality of wafers W are accommodated is placed on the predetermined cassette mounting plate 21 of the cassette station 10. Thereafter, each wafer W in the cassette C is sequentially taken out by the wafer transfer device 23, and transported to the receiving block G3 of the processing station 11.

其次,晶圓W,係藉由晶圓搬送機構70被搬送至例如晶圓載置部73。其次,晶圓W,係藉由晶圓搬送機構80被搬送至第2區塊G2之熱處理裝置40,進行溫度調節。其後,晶圓W,係藉由晶圓搬送機構80被搬送至例如第1區塊G1之下部反射防止膜形成裝置30,而在晶圓W上形成下部反射防止膜。其後,晶圓W,係被搬送至第2區塊G2之熱處理裝置40,進行加熱處理。 Next, the wafer W is transferred to, for example, the wafer placement unit 73 by the wafer transfer mechanism 70. Next, the wafer W is transported to the heat treatment apparatus 40 of the second block G2 by the wafer transfer mechanism 80 to perform temperature adjustment. Thereafter, the wafer W is transported to, for example, the lower portion of the first block G1 under the anti-reflection film forming device 30 by the wafer transfer mechanism 80, and a lower anti-reflection film is formed on the wafer W. Thereafter, the wafer W is transferred to the heat treatment apparatus 40 of the second block G2, and is subjected to heat treatment.

其後,晶圓W,係被搬送至第2區塊G2之黏 著裝置41,進行疏水化處理。其後,晶圓W,係藉由晶圓搬送機構80被搬送至光阻塗佈裝置31,而在晶圓W上形成光阻膜。在該情況下,形成於晶圓W的光阻膜,係EUV曝光用之所謂的光敏化型光阻。其後,晶圓W,係被搬送至熱處理裝置40,進行預烘烤處理。 Thereafter, the wafer W is transferred to the second block G2. The device 41 is subjected to a hydrophobization treatment. Thereafter, the wafer W is transferred to the photoresist coating device 31 by the wafer transfer mechanism 80, and a photoresist film is formed on the wafer W. In this case, the photoresist film formed on the wafer W is a so-called photosensitizing photoresist for EUV exposure. Thereafter, the wafer W is transferred to the heat treatment apparatus 40 to perform prebaking treatment.

其次,晶圓W,係被搬送至上部反射防止膜形成裝置32,而在晶圓W上形成上部反射防止膜。其後,晶圓W,係被搬送至熱處理裝置40,進行加熱、溫度調節。其後,晶圓W,係被搬送至周邊曝光裝置42,進行周邊曝光處理。 Next, the wafer W is transported to the upper anti-reflection film forming device 32, and an upper anti-reflection film is formed on the wafer W. Thereafter, the wafer W is transferred to the heat treatment apparatus 40 to perform heating and temperature adjustment. Thereafter, the wafer W is transported to the peripheral exposure device 42 to perform peripheral exposure processing.

其次,晶圓W,係被搬送至收授區塊G4,藉由介面站12之晶圓搬送機構90被搬送至後曝光站13的裝載鎖定室100。此時,在裝載鎖定室100,係例如依序搬入同一批且完成了周邊曝光處理之後續的晶圓W,例如在4片晶圓W被收容於裝載鎖定室100後,設成為與介面站14、後曝光站13相同的真空度。其次,各晶圓W,係藉由晶圓搬送機構101、介面站14之晶圓搬送機構112被依序搬送至裝載鎖定室111,在4片晶圓W被收容於該裝載鎖定室111後,設成為大致與曝光裝置15相同的真空度。其後,各晶圓W,係被搬送至曝光裝置15而載置於曝光平台15a,藉由電子束對各晶圓W同時並行地進行圖案之曝光(曝光工程)。此時,在與控制裝置300之間,交換圖案曝光的開始時刻或結束時刻的資訊。 Next, the wafer W is transported to the receiving block G4, and is transported to the load lock chamber 100 of the post-exposure station 13 by the wafer transfer mechanism 90 of the interface station 12. At this time, in the load lock chamber 100, for example, the wafer W that has been subjected to the peripheral exposure processing in the same batch is sequentially loaded, for example, after the four wafers W are accommodated in the load lock chamber 100, the interface is provided as an interface station. 14. The same degree of vacuum of the post exposure station 13. Next, each of the wafers W is sequentially transferred to the load lock chamber 111 by the wafer transfer mechanism 101 and the wafer transfer mechanism 112 of the interface station 14, and after the four wafers W are accommodated in the load lock chamber 111, It is assumed to have substantially the same degree of vacuum as the exposure device 15. Thereafter, each of the wafers W is transported to the exposure device 15 and placed on the exposure stage 15a, and the respective wafers W are simultaneously subjected to pattern exposure (exposure engineering) in parallel. At this time, information of the start time or the end time of the pattern exposure is exchanged with the control device 300.

圖案之曝光結束後的4片晶圓W,係被搬送 至裝載鎖定室111,其後,在設成為與介面站14、後曝光站13相同的減壓度後,藉由晶圓搬送機構112被依序搬送至收授裝置110。其次,被搬送至收授裝置110的晶圓W,係藉由晶圓搬送機構101被搬送至光照射裝置102。 The four wafers W after the exposure of the pattern are transferred The loading lock chamber 111 is thereafter placed at the same degree of decompression as the interface station 14 and the rear exposure station 13, and then transported to the receiving device 110 by the wafer transfer mechanism 112 in order. Next, the wafer W transferred to the receiving device 110 is transported to the light irradiation device 102 by the wafer transfer mechanism 101.

在光照射裝置102中,係藉由預定波長的UV光,對在曝光裝置15中電子束所致之圖案之曝光結束後的晶圓W進行成批曝光(後曝光工程)。藉此,在晶圓W上,形成有顯像處理前之最終的光阻圖案。此時,在光照射裝置102中,例如從裝載鎖定室111一開始所搬出的晶圓W與第2次以後所搬出的晶圓W,係以不同的曝光量進行後曝光。說明該後曝光之曝光量。 In the light irradiation device 102, the wafer W after the exposure of the pattern by the electron beam in the exposure device 15 is subjected to batch exposure (post exposure engineering) by UV light of a predetermined wavelength. Thereby, the final photoresist pattern before the development process is formed on the wafer W. At this time, in the light irradiation device 102, for example, the wafer W carried out from the loading lock chamber 111 and the wafer W carried out after the second time are exposed to light with different exposure amounts. The exposure amount of the post exposure is explained.

為了使各晶圓W間之光阻圖案的線寬成為一定,於顯像處理的時點,使藉由曝光而光阻膜中產生的酸濃度在每一晶圓W中成為一定是重要的。而且,根據本發明者們確認到,為了使光阻膜中產生的酸濃度成為一定,係只要使自曝光裝置15中之圖案曝光起直至PEB處理為止的時間成為一定即可。另外,在本實施形態中,由於是進行UV光所致之後曝光,因此,為了使自曝光裝置15中之圖案曝光起直至PEB處理為止的時間成為一定,係只要使自曝光裝置15中之圖案曝光起直至後曝光為止的時間及自後曝光起直至PEB處理為止的時間分別成為一定即可。此時,當然以下述者為前提:曝光裝置15中之圖案曝光的條件、光照射裝置102中之後曝光的條件及熱處理裝置40中之PEB處理的條件,係在各晶圓間成為 一定。 In order to make the line width of the photoresist pattern between the wafers W constant, it is important that the acid concentration generated in the photoresist film by exposure is constant for each wafer W at the time of development processing. Further, according to the inventors of the present invention, in order to make the acid concentration generated in the photoresist film constant, the time from the exposure of the pattern in the exposure device 15 to the PEB treatment is constant. Further, in the present embodiment, since the exposure is performed after the UV light is applied, the pattern in the self-exposure device 15 is set so that the time from the exposure of the pattern in the exposure device 15 to the PEB treatment is constant. The time from the exposure to the post-exposure and the time from the post-exposure to the PEB treatment may be constant. At this time, of course, it is assumed that the conditions of the pattern exposure in the exposure device 15, the conditions of the subsequent exposure in the light irradiation device 102, and the conditions of the PEB treatment in the heat treatment device 40 become between the wafers. for sure.

然而,例如如本實施形態所示,例如在曝光裝置15同時並行地對複數個晶圓W進行圖案曝光,在經由裝載鎖定室111將複數個晶圓W成批地收授於介面站14側時,考慮自圖案曝光結束起直至PEB處理開始為止的時間無法在各晶圓W間成為一定之情形。以下,具體地進行說明。 However, for example, as shown in the present embodiment, for example, the plurality of wafers W are simultaneously exposed in the exposure apparatus 15 in parallel, and a plurality of wafers W are collectively received on the interface station 14 side via the load lock chamber 111. At this time, it is considered that the time from the end of the pattern exposure to the start of the PEB process cannot be made constant between the wafers W. Hereinafter, it demonstrates concretely.

當在曝光裝置15對複數個晶圓W同時並行地進行圖案曝光時,則例如如圖6所示,各晶圓W之圖案曝光結束時刻,係成為相同時刻。另外,在圖6中,例如將同一批之4片晶圓W中的第1片在處理站11所處理的晶圓W設成為「晶圓W1」,將第2片在處理站11所處理的晶圓W設成為「晶圓W2」,以後則依處理順序賦予編號。 When the exposure device 15 performs pattern exposure on a plurality of wafers W in parallel at the same time, for example, as shown in FIG. 6, the pattern exposure end time of each wafer W is the same timing. In FIG. 6, for example, the first wafer of the same batch of four wafers W is processed as "wafer W1" by the processing station 11, and the second wafer is processed by the processing station 11. The wafer W is set to "wafer W2", and the number is assigned in the order of processing.

當同時並行地進行各晶圓W1~W4之曝光處理時,則各晶圓W1~W4被成批地收授於裝載鎖定室111。其次,如上述,藉由介面站14之晶圓搬送機構112,例如晶圓W1,係從裝載鎖定室111被收授於收授裝置110。其後,藉由晶圓搬送機構101被收授於光照射裝置102,在光照射裝置102進行後曝光。另外,在圖6中,係將晶圓搬送機構112所致之晶圓W1的搬送過程記載為「搬送A」、將晶圓搬送機構101所致之晶圓W1的搬送過程記載為「搬送B」。 When the exposure processing of each of the wafers W1 to W4 is performed in parallel at the same time, the wafers W1 to W4 are collectively received in the load lock chamber 111. Next, as described above, the wafer transfer mechanism 112 of the interface station 14, for example, the wafer W1, is received from the load lock chamber 111 to the receiving device 110. Thereafter, the wafer transfer mechanism 101 is applied to the light irradiation device 102, and the light irradiation device 102 performs post exposure. In addition, in FIG. 6, the transfer process of the wafer W1 by the wafer transfer mechanism 112 is described as "transport A", and the transfer process of the wafer W1 by the wafer transfer mechanism 101 is described as "transfer B". "."

其次,後曝光後之晶圓W1,係依晶圓搬送機 構101、裝載鎖定室100、晶圓搬送機構90、收授區塊G4、晶圓搬送機構80、熱處理裝置40的順序予以收授,在熱處理裝置40進行PEB處理。另外,在圖6中,係將自光照射裝置102起直至熱處理裝置40為止的搬送過程記載為「搬送C」。 Secondly, the post-exposure wafer W1 is a wafer transfer machine. The structure 101, the load lock chamber 100, the wafer transfer mechanism 90, the receiving block G4, the wafer transfer mechanism 80, and the heat treatment device 40 are sequentially received, and the heat treatment device 40 performs PEB processing. In addition, in FIG. 6, the conveyance process from the light irradiation device 102 until the heat processing apparatus 40 is described as "transport C."

而且,在晶圓W1之搬送A結束後,雖針對晶圓W2進行搬送A,但在晶圓搬送機構112針對晶圓W1進行搬送A的期間,晶圓W2,係成為待機於裝載鎖定室111僅圖6「D1」所示之時間的狀態。如此一來,對晶圓W2而言,自曝光處理結束起直至PEB處理開始為止的時間(作業時間),係比晶圓W1至少僅增加該時間D1分。以同樣的理由,關於晶圓W3、晶圓W4,作業時間亦僅增加時間D2、D3分。在該情況下,晶圓W1與其以後的晶圓W2~W4,係在顯像處理開始時點之光阻膜中的酸濃度不同,而導致顯像處理後所形成之光阻圖案的線寬產生差異。 After the transfer of the wafer W1 is completed, the wafer A is transported to the wafer W2. However, while the wafer transport mechanism 112 transports the wafer A to the wafer W1, the wafer W2 is placed in the load lock chamber 111. Only the state of the time shown in Fig. 6 "D1". In this manner, the time (work time) from the end of the exposure process to the start of the PEB process for the wafer W2 is increased by at least the time D1 from the wafer W1. For the same reason, for the wafer W3 and the wafer W4, the operation time is also increased by only the time D2 and D3. In this case, the wafer W1 and the subsequent wafers W2 to W4 have different acid concentrations in the photoresist film at the start of the development process, and the line width of the photoresist pattern formed after the development process is generated. difference.

因此,本發明者們,係構想為了於顯像處理開始時點,使光阻膜中的酸濃度在晶圓W1~W4間成為一定進而使光阻圖案的線寬成為所期望者,而修正光照射裝置102中之後曝光時之UV光的曝光量(照射時間與照射強度的積)。亦即,因應自圖案曝光結束起直至PEB處理開始為止之作業時間的偏移量,增減後曝光時之UV光的曝光量,藉此改變光阻膜中的酸濃度,從而調整光阻圖案的線寬。 Therefore, the inventors of the present invention have conceived that the acid concentration in the photoresist film is constant between the wafers W1 to W4 at the start of the development process, and the line width of the photoresist pattern is desired. The exposure amount (the product of the irradiation time and the irradiation intensity) of the UV light after exposure in the irradiation device 102. That is, in response to the shift amount of the working time from the end of the pattern exposure to the start of the PEB process, the exposure amount of the UV light at the time of the exposure is increased or decreased, thereby changing the acid concentration in the photoresist film, thereby adjusting the resist pattern. Line width.

另外,對於自後曝光結束起直至PEB處理開始為止的作業時間而言,係如上述,由於是可以經由裝載鎖定室100,將後曝光後的晶圓W依序收授於處理站12側的方式,在各晶圓W1~W4間成為一定,因此,不會隨著搬送C而產生晶圓W1~W4中之偏移。因此,在本實施形態中,係存在有如下述之情形:將自圖案曝光結束起直至後曝光開始為止之作業時間的偏移量視為與自圖案曝光結束起直至PEB處理開始為止之作業時間的偏移量相同。 In addition, as described above, since the work time from the end of the post-exposure to the start of the PEB process is as described above, the post-exposure wafer W can be sequentially received on the processing station 12 side via the load lock chamber 100. Since the method is constant between the wafers W1 to W4, the offset in the wafers W1 to W4 does not occur with the transport C. Therefore, in the present embodiment, there is a case where the shift amount of the work time from the end of the pattern exposure to the start of the post-exposure is regarded as the work time from the end of the pattern exposure to the start of the PEB process. The offset is the same.

而且,在光照射裝置102中,係對晶圓W1,以預先設定的預定曝光量來進行後曝光。又,在對晶圓W2的後曝光中,係根據控制裝置300從曝光裝置15所取得的資訊,算出自圖案曝光結束起直至後曝光開始為止之作業時間的偏移量即時間D1,對應該時間D1修正曝光量。而且,對晶圓W2,以該修正後的曝光量進行後曝光S。此時,在算出時間D1時,係實際上亦可藉由控制裝置300,根據自曝光裝置15的曝光開始、結束時刻資訊,實測例如直至晶圓W被收授於光照射裝置102為止的時間,或例如亦可以從搬送排程讀取自裝載鎖定室111起直至光照射裝置102為止之搬送時間的方式,進行算出。藉此,可在光照射裝置102開始後曝光之前,檢測自圖案曝光結束起直至PEB處理開始為止之作業時間偏移的情形,且在光照射裝置102之後曝光時,進行適當之曝光量的修正。 Further, in the light irradiation device 102, the wafer W1 is post-exposed at a predetermined exposure amount set in advance. Further, in the post-exposure of the wafer W2, based on the information acquired by the control device 300 from the exposure device 15, the time D1, which is the offset amount of the work time from the end of the pattern exposure to the start of the post-exposure, is calculated, corresponding to Time D1 corrects the exposure. Then, the wafer W2 is subjected to post-exposure S with the corrected exposure amount. At this time, when the time D1 is calculated, it is actually possible to actually measure, for example, the time until the wafer W is received by the light irradiation device 102 based on the exposure start and end time information from the exposure device 15 by the control device 300. Alternatively, for example, the transfer time from the load lock chamber 111 to the light irradiation device 102 may be read from the transfer schedule. Thereby, it is possible to detect the shift of the work time from the end of the pattern exposure to the start of the PEB process before the start of the exposure of the light irradiation device 102, and to perform the correction of the appropriate exposure amount when the light is irradiated after the light irradiation device 102. .

以後,依序對晶圓W3、W4,以對應於時間D2、D3而修正的曝光量,分別進行後曝光T、後曝光U。另外,針對曝光量的修正值而言,係例如藉由預先進行的試驗,預先取得自圖案曝光結束起直至後曝光結束為止的時間與為了獲得所期望之光阻圖案之線寬而應修正之曝光量的相關關係,並根據其相關關係來加以決定。另外,曝光量之修正,雖係以改變UV光的照射時間與照射強度之至少任一者的方式來加以實現,但當改變照射時間時,由於在晶圓W1~W4間,自後曝光開始起直至PEB處理開始為止的時間會產生偏移,因此,僅修正照射強度為較佳。又,在修正照射時間時,係加上照射時間的改變從而決定修正值為較佳。 Thereafter, the wafers W3 and W4 are sequentially subjected to post-exposure T and post-exposure U in accordance with the exposure amounts corrected for the times D2 and D3. In addition, for the correction value of the exposure amount, for example, the time from the end of the pattern exposure to the end of the post-exposure is obtained in advance by the test performed in advance, and the line width to obtain the desired photoresist pattern should be corrected. The correlation of exposures is determined based on their relevance. Further, the correction of the exposure amount is realized by changing at least one of the irradiation time and the irradiation intensity of the UV light. However, when the irradiation time is changed, since the exposure is started, the exposure is started between the wafers W1 to W4. The time until the start of the PEB process is shifted, so it is preferable to correct only the irradiation intensity. Further, when the irradiation time is corrected, the change of the irradiation time is added to determine the correction value.

其後,後曝光結束後之各晶圓W1~W4,係藉由晶圓搬送機構80被依序搬送至熱處理裝置40,且依序進行PEB處理(PEB處理工程)。其後,各晶圓W1~W4,係例如被搬送至顯像處理裝置33,進行顯像處理,而在晶圓W上形成有光阻圖案。此時,由於是在光照射裝置102的後曝光中修正各晶圓W2~W4之曝光量,因此,即便在自圖案曝光結束起直至PEB處理開始為止之作業時間從晶圓W1偏移的晶圓W2~W4中,亦可使光阻圖案的線寬成為所期望者。 Thereafter, each of the wafers W1 to W4 after the post-exposure is sequentially transferred to the heat treatment apparatus 40 by the wafer transfer mechanism 80, and the PEB processing (PEB processing) is sequentially performed. Thereafter, each of the wafers W1 to W4 is transported to the development processing device 33, for example, to perform development processing, and a photoresist pattern is formed on the wafer W. At this time, since the exposure amount of each of the wafers W2 to W4 is corrected in the post-exposure of the light irradiation device 102, the crystal of the work time from the wafer W1 is shifted from the end of the pattern exposure to the start of the PEB process. In the circles W2 to W4, the line width of the photoresist pattern can also be made desirable.

顯像處理結束後,各晶圓W1~W4,係被搬送至熱處理裝置40,進行後烘烤處理。其後,各晶圓W1~W4,係經由晶圓載置部73、74被搬送至晶圓檢查裝 置71、72。在晶圓檢查裝置71中,係例如測定最終圖案之線寬,測定結果,係被輸出至控制裝置300。又,對被搬送至晶圓檢查裝置72的晶圓W進行重疊誤差之測定,測定結果,係被輸出至控制裝置300。而且,在控制裝置300中,例如根據晶圓檢查裝置71中的測定結果,因應所需而適當地修正曝光裝置15、光照射裝置102及熱處理裝置40等中的處理參數。其後,各晶圓W1~W4,係被搬送至預定之匣盒載置板21的匣盒C,一連串的光微影工程便完成。 After the development process is completed, each of the wafers W1 to W4 is transported to the heat treatment apparatus 40 to perform post-baking treatment. Thereafter, each of the wafers W1 to W4 is transferred to the wafer inspection device via the wafer placement units 73 and 74. Set 71, 72. In the wafer inspection device 71, for example, the line width of the final pattern is measured, and the measurement result is output to the control device 300. Further, the wafer W transferred to the wafer inspection device 72 is subjected to measurement of the overlay error, and the measurement result is output to the control device 300. Further, in the control device 300, for example, according to the measurement result in the wafer inspection device 71, the processing parameters in the exposure device 15, the light irradiation device 102, the heat treatment device 40, and the like are appropriately corrected as necessary. Thereafter, each of the wafers W1 to W4 is transported to the cassette C of the predetermined cassette mounting plate 21, and a series of photolithography projects are completed.

根據以上之實施形態,由於是在曝光裝置15進行圖案曝光後且熱處理裝置40的PEB處理之前,對晶圓W上的光阻膜進行UV光所致之後曝光,因此,在該圖案曝光後,可藉由UV光之照射,輔助性地投入能量,使光阻膜中之酸產生劑分解而產生酸,或促進自由基成分的產生。而且,例如在曝光裝置15內同時並行地曝光處理複數個晶圓W1~W4時等、在自圖案曝光結束起直至後曝光開始為止之時間從預定時間偏移時,換言之,在自圖案曝光結束起直至PEB處理開始為止的作業時間從預先設定的預定時間偏移時,以因應該作業時間之偏移而修正的曝光量來進行後曝光,因此,可適當地調整光阻膜中之酸的產生量或自由基成分的產生量。因此,即便為自圖案曝光結束起直至後曝光開始為止的時間從預定時間偏移時,亦可在開始PEB處理工程的時點,使光阻膜的狀態成為與作業時間如同預定時間時相同的狀態。其結果,可無關 於自圖案曝光結束起直至PEB處理開始為止的時間,使光阻圖案之線寬成為所期望者。 According to the above embodiment, after the pattern exposure by the exposure device 15 and the PEB treatment of the heat treatment device 40, the photoresist film on the wafer W is exposed to UV light, and then exposed after the pattern is exposed. Energy can be assisted by irradiation of UV light to decompose the acid generator in the photoresist film to generate an acid or to promote the generation of a radical component. Further, for example, when the plurality of wafers W1 to W4 are simultaneously exposed and processed in parallel in the exposure device 15, the time from the end of the pattern exposure to the start of the post-exposure is shifted from the predetermined time, in other words, at the end of the self-pattern exposure. When the work time until the start of the PEB process is shifted from the predetermined time set in advance, the post exposure is performed with the exposure amount corrected by the shift of the work time. Therefore, the acid in the photoresist film can be appropriately adjusted. The amount of production or the amount of free radical component produced. Therefore, even when the time from the end of the pattern exposure to the start of the post-exposure is shifted from the predetermined time, the state of the photoresist film can be made the same as the work time as the predetermined time at the time of starting the PEB process. . The result can be irrelevant The line width of the photoresist pattern is desired as the time from the end of the pattern exposure to the start of the PEB process.

又,以將顯像處理後之晶圓W的檢查結果反饋至曝光裝置15或光照射裝置102、熱處理裝置40之參數的方式,可更精度良好地形成微細的光阻圖案。 Moreover, the fine photoresist pattern can be formed with higher precision by feeding back the inspection results of the wafer W after the development processing to the parameters of the exposure device 15, the light irradiation device 102, and the heat treatment device 40.

另外,從在顯像處理的時點,使光阻膜中之酸濃度在晶圓W1~W4間成為一定的觀點來看,例如亦考慮以在晶圓W2~W4中改變搬送C所需之時間的方式,使自圖案曝光結束起直至PEB處理開始為止的時間成為一定。然而,當改變處理站11之搬送排程時,控制會變得非常複雜,又例如在可於曝光裝置15同時並行地進行圖案曝光之晶圓W的片數比於處理站11側同時地進行PEB處理之晶圓W的片數更多時,在搬送C中亦會產生等待時間,最後無法使各晶圓W1~W4的作業時間匹配。又,延長搬送C之時間,係從晶圓處理之生產率的觀點來看亦不佳。該點,如本實施形態般,只要修正光照射裝置102之後曝光中的曝光量,則不用改變晶圓W之搬送排程或PEB處理之加熱條件等、其他條件,即可在顯像處理的時點,輕易地使光阻膜中的酸濃度在晶圓W1~W4間成為一定。 In addition, from the viewpoint of making the acid concentration in the photoresist film constant between the wafers W1 to W4 at the time of the development processing, for example, the time required to change the transport C in the wafers W2 to W4 is also considered. In a manner, the time from the end of the pattern exposure until the start of the PEB process is constant. However, when the transfer schedule of the processing station 11 is changed, the control becomes very complicated, and for example, the number of wafers W that can be simultaneously patterned in parallel in the exposure device 15 is simultaneously performed on the side of the processing station 11 When the number of wafers W processed by the PEB is larger, the waiting time is also generated in the transport C, and finally, the work time of each of the wafers W1 to W4 cannot be matched. Further, the time for extending the transport C is not good from the viewpoint of productivity of wafer processing. In this point, as in the present embodiment, as long as the exposure amount during exposure after the light irradiation device 102 is corrected, other conditions such as the transfer schedule of the wafer W or the heating conditions of the PEB process can be changed, and the development process can be performed. At this time, the acid concentration in the photoresist film is easily made constant between the wafers W1 to W4.

在以上的實施形態中,作為自圖案曝光結束起直至PEB處理開始為止之作業時間的偏移量之一原因,雖係列舉了與經由裝載鎖定室111之曝光裝置15之晶圓W的成批收授,但作業時間之偏移量的原因並非限 定於本實施形態的內容。例如,在裝載鎖定室100中,亦與裝載鎖定室111同樣地,成批地進行晶圓W1~W4之收授時,或例如在塗佈顯像處理系統1的構成上,難以使搬送C中之作業時間一致時等,無關於作業時間之偏移的原因,考慮自圖案曝光結束起直至PEB處理開始為止的時間,從而修正後曝光中的曝光量,藉此可形成所期望之線寬的光阻圖案。另外,起因於後曝光以後的事態而導致作業時間產生偏移時,具體而言,在各晶圓W1~W4之搬送C所需要的時間不一致時等,係即便於PEB處理開始的時點檢測作業時間之偏移,亦由於後曝光已結束,因此,無法進行後曝光中之曝光量的修正。在該情況下,例如在進行後曝光之前,從搬送排程讀取自光照射裝置102起直至熱處理裝置40為止之「搬送C」所需的時間等,進而在後曝光開始前,判定作業時間有無偏移為較佳。 In the above embodiment, as one of the offset amounts of the work time from the end of the pattern exposure to the start of the PEB process, a series of wafers W passing through the exposure device 15 of the lock chamber 111 are collectively cited. Accepted, but the reason for the deviation of the working time is not limited The content of this embodiment is set. For example, in the load lock chamber 100, similarly to the load lock chamber 111, when the wafers W1 to W4 are received in batches, or for example, in the configuration in which the development processing system 1 is applied, it is difficult to transport C. When the work time is the same, regardless of the deviation of the work time, the time from the end of the pattern exposure to the start of the PEB process is considered, and the exposure amount in the post exposure is corrected, whereby the desired line width can be formed. Resistive pattern. In addition, when the work time is shifted due to the situation after the post-exposure, specifically, when the time required to transport C for each of the wafers W1 to W4 does not match, the detection operation is performed even at the time when the PEB process starts. The shift in time is also due to the fact that the post exposure has ended, so that the correction of the exposure amount in the post exposure cannot be performed. In this case, for example, before the post-exposure, the time required for "transport C" from the light irradiation device 102 to the heat treatment device 40 is read from the transport schedule, and the operation time is determined before the start of the post-exposure. It is better to have or not offset.

另外,上述的實施形態中,雖係說明在光照射裝置102中對晶圓W之全面成批地執行後曝光的情形,但後曝光不必非要成批地進行,例如亦可如圖7所示,藉由將較晶圓W之直徑更短的複數個光源120,從晶圓W之一端側朝向晶圓W之另一端側,涵蓋晶圓W之直徑以上的長度而並排於直線上方式,構成光照射部121來代替光源105。在該情況下,例如設置有移動機構122,該移動機構122,係使光照射部121,對晶圓W往與該光照射部121之長度方向正交的方向相對移動。在晶圓檢查裝置71中,雖係例如涵蓋晶圓W之全面進行檢查,但在 欲僅針對預定區域調整線寬時,係能夠以構成為使光照射部121在各光源120中增減曝光輸出的方式,僅針對預定區域進一步調整曝光量。另外,在圖7中,雖係描繪使光照射部121對晶圓W相對移動的移動機構122,但亦可例如預先固定光照射部121,例如在載置台103設置移動機構而使晶圓W對光照射部121相對移動。 Further, in the above-described embodiment, the case where the post-exposure is performed on the wafer W in a batch manner in the light irradiation device 102 is described, but the post-exposure does not have to be performed in batches, for example, as shown in FIG. It is shown that a plurality of light sources 120 having a shorter diameter than the wafer W are arranged on the straight line from the one end side of the wafer W toward the other end side of the wafer W, covering the length of the wafer W or more. The light irradiation unit 121 is formed instead of the light source 105. In this case, for example, a moving mechanism 122 that relatively moves the wafer W in a direction orthogonal to the longitudinal direction of the light irradiation unit 121 is provided. In the wafer inspection apparatus 71, for example, the entire inspection of the wafer W is covered, but When the line width is to be adjusted only for the predetermined area, the exposure amount can be further adjusted only for the predetermined area so that the light irradiation unit 121 increases or decreases the exposure output of each of the light sources 120. In addition, in FIG. 7, although the moving mechanism 122 which relatively moves the light-irradiation part 121 to the wafer W is shown, for example, the light-irradiation part 121 may be fixed previously, for example, the movement mechanism is provided in the mounting stage 103, and the wafer W is provided. The light irradiation unit 121 is relatively moved.

又,在使用對應於曝光裝置15中之圖案曝光的發射尺寸而逐發地進行後曝光的光照射裝置102時,係例如亦可在控制裝置300接收曝光裝置15中之各發射之曝光順序的資訊,根據該資訊而以與曝光裝置15相同的順序,藉由光照射裝置102進行各發射的後曝光。在該情況下,亦可在每一發射修正後曝光中之曝光量。藉由此一方式,能夠以一發射為單位嚴格地管理自曝光裝置15中之圖案曝光起直至光照射裝置102中之後曝光為止的作業時間。其結果,可在晶圓W上形成精度更高的光阻圖案。在該情況下,亦可在載置台103或光照射部121之至少任一者,設置使載置台103與光照射部121例如往XY方向相對移動的移動機構(未圖示)。 Further, when the light irradiation device 102 that performs post-exposure is sequentially emitted using the emission size corresponding to the pattern exposure in the exposure device 15, for example, the exposure order of each emission in the exposure device 15 may be received by the control device 300. Based on this information, post-exposure of each emission is performed by the light irradiation device 102 in the same order as the exposure device 15. In this case, the amount of exposure in the exposure after each shot correction can also be used. By this means, it is possible to strictly manage the work time from the exposure of the pattern in the exposure device 15 to the exposure in the light irradiation device 102 in units of one emission. As a result, a photoresist pattern having higher precision can be formed on the wafer W. In this case, at least one of the mounting table 103 and the light irradiation unit 121 may be provided with a moving mechanism (not shown) that moves the mounting table 103 and the light irradiation unit 121 in the XY direction, for example.

另外,在前述的實施形態中,後曝光站13,雖係構成為與介面站14連接的部分,但當然後曝光站13亦可與介面站14成為一體,而構成為1個後曝光站或者介面站。 Further, in the above-described embodiment, the post-exposure station 13 is configured to be connected to the interface station 14, but the exposure station 13 may be integrated with the interface station 14 to constitute one post-exposure station or Interface station.

另外,在以上的實施形態中,雖係以在曝光裝置15中藉由電子束進行圖案之曝光的情形為例進行說 明,但圖案曝光時並不限定於電子束所致之曝光,在藉由EUV曝光或ArF曝光、KrF曝光進行圖案曝光時,或藉由i線、g線進行圖案曝光時亦可適用。 Further, in the above embodiment, the case where the exposure of the pattern by the electron beam is performed in the exposure device 15 is taken as an example. However, the exposure of the pattern is not limited to exposure by an electron beam, and may be applied when pattern exposure is performed by EUV exposure, ArF exposure, KrF exposure, or pattern exposure by i-line or g-line.

以上,雖參閱附加圖面說明了本發明之適當的實施形態,但本發明並不限定於該例。只要是所屬技術領域中具有通常知識者,可於申請專利範圍所記載之思想範圍內,想到各種變形例或修正例係屬顯見,且了解到關於該等當然亦屬於本發明之技術範圍者。本發明,係不限於該例子,可採用各種態樣者。在以上的實施形態中,拍攝對象雖為基板的表面,但在拍攝基板之背面時亦可適用本發明。又,上述的實施形態,雖為半導體晶圓之塗佈顯像處理系統中的例子,但本發明,係在半導體晶圓以外的FPD(平板顯示器)、光罩用倍縮遮罩等其他基板之塗佈顯像處理系統時亦可適用。 Hereinabove, the preferred embodiments of the present invention have been described with reference to the accompanying drawings, but the invention is not limited thereto. It is obvious that various modifications and variations can be made without departing from the spirit and scope of the invention. The present invention is not limited to this example, and various aspects can be employed. In the above embodiment, the object to be photographed is the surface of the substrate, but the present invention can also be applied to the back surface of the substrate. Further, although the above-described embodiment is an example of a coating development processing system for a semiconductor wafer, the present invention is applied to other substrates such as an FPD (flat panel display) other than a semiconductor wafer and a reticle for a mask. It can also be applied when applying a development processing system.

[產業上之可利用性] [Industrial availability]

本發明,係在構築進行EUV曝光處理的基板處理系統時有用。 The present invention is useful in constructing a substrate processing system that performs EUV exposure processing.

Claims (8)

一種基板處理方法,係處理形成有光阻膜之基板的基板處理方法,其特徵係,具有:曝光工程,在基板上之光阻膜,藉由電子束進行圖案之曝光;後曝光工程,對進行前述圖案之曝光後之基板上的光阻膜,進行UV光所致之後曝光;PEB處理工程,對後曝光後的基板進行PEB處理;及顯像處理工程,對PEB處理後的光阻膜進行顯像,而在基板上形成光阻圖案,在自前述曝光工程結束起直至前述PEB處理工程開始為止的作業時間從預定時間偏移時,因應該作業時間之偏移,修正前述後曝光工程中的曝光量。 A substrate processing method for processing a substrate on which a photoresist film is formed, characterized in that: exposure engineering, a photoresist film on a substrate, pattern exposure by an electron beam; post-exposure engineering, The photoresist film on the substrate after the exposure of the foregoing pattern is exposed by UV light; the PEB processing works, the PEB treatment is performed on the substrate after the exposure; and the development processing works, the photoresist film after the PEB treatment The development is performed, and a photoresist pattern is formed on the substrate, and when the operation time from the end of the exposure process until the start of the PEB processing process is shifted from the predetermined time, the post-exposure engineering is corrected due to the deviation of the operation time. The amount of exposure in. 如申請專利範圍第1項之基板處理方法,其中,在前述曝光工程中,係對複數片基板同時進行圖案之曝光,自前述後曝光工程結束起直至前述PEB處理工程開始為止的時間,係在各基板間為相同。 The substrate processing method according to claim 1, wherein in the exposure engineering, the plurality of substrates are simultaneously exposed by a pattern, and the time from the end of the post-exposure process to the start of the PEB processing is performed. The same is true between the substrates. 如申請專利範圍第1或2項之基板處理方法,其中,前述後曝光,係藉由使基板與光照射部(該光照射部,係將較基板之直徑更短的複數個光源,從基板之一端側朝向基板之另一端側,涵蓋基板之直徑以上的長度,並 排地設置於直線上)往與並排有前述光源之方向正交的方向相對移動的方式而進行。 The substrate processing method according to claim 1 or 2, wherein the post-exposure is performed by using a substrate and a light-irradiating portion (the light-irradiating portion is a plurality of light sources having a shorter diameter than the substrate, and the substrate is removed from the substrate One end side faces the other end side of the substrate, covering a length above the diameter of the substrate, and The arranging is arranged on a straight line) so as to move relatively in a direction orthogonal to the direction in which the light sources are arranged side by side. 一種程式,係在控制該基板處理系統之控制裝置的電腦上動作,以便藉由基板處理系統執行如申請專利範圍第1~3項中任一項之基板處理方法。 A program for operating a computer that controls a control device of the substrate processing system to perform a substrate processing method according to any one of claims 1 to 3 by a substrate processing system. 一種可讀取之電腦記憶媒體,係儲存有如申請專利範圍第4項之程式。 A readable computer memory medium storing a program as claimed in item 4 of the patent application. 一種基板處理系統,係處理基板的基板處理系統,其特徵係,具有:處理站,設置有對基板進行PEB處理及顯像處理的複數個處理裝置;介面站,在前述基板處理系統與曝光裝置(該曝光裝置,係設置於該前述基板處理系統的外部,在基板上之光阻膜,藉由電子束進行圖案的曝光)之間收授基板;光照射裝置,對在前述曝光裝置進行圖案之曝光後之基板上的光阻膜,進行UV光所致之後曝光;及控制裝置,在自前述曝光裝置之曝光結束起直至處理站之PEB處理開始為止的作業時間從規定時間偏移時,因應該作業時間之偏移,修正前述光照射裝置之後曝光中的曝光量。 A substrate processing system, which is a substrate processing system for processing a substrate, comprising: a processing station provided with a plurality of processing devices for performing PEB processing and development processing on the substrate; an interface station, the substrate processing system and the exposure device (the exposure apparatus is provided outside the substrate processing system, the photoresist film on the substrate is exposed by patterning by an electron beam); the light irradiation device patterns the exposure device After the exposure, the photoresist film on the substrate is exposed to UV light, and the control device shifts the operation time from the end of the exposure of the exposure device to the start of the PEB process at the processing station from a predetermined time. The amount of exposure in the exposure after the aforementioned light irradiation device is corrected due to the deviation of the operation time. 如申請專利範圍第6項之基板處理系統,其中,前述曝光裝置與前述介面站,係經由裝載鎖定室而連接,在前述曝光裝置中,係對複數片基板同時進行圖案之 曝光,在前述裝載鎖定室與前述曝光裝置之間,係成批地收授複數片基板。 The substrate processing system of claim 6, wherein the exposure device and the interface station are connected via a load lock chamber, and in the exposure device, the plurality of substrates are simultaneously patterned. In the exposure, a plurality of substrates are collectively received between the load lock chamber and the exposure device. 如申請專利範圍第6或7項之基板處理系統,其中,前述光照射裝置,係具有:光照射部,將較基板之直徑更短的複數個光源,從基板之一端側朝向基板之另一端側,涵蓋基板之直徑以上的長度,並排地設置於直線上;及移動機構,使前述光照射部與基板往與並排有前述光源之方向正交的方向相對移動。 The substrate processing system according to claim 6 or 7, wherein the light irradiation device has a light irradiation portion, and a plurality of light sources having a shorter diameter than the substrate, from one end side of the substrate toward the other end of the substrate The side is disposed on the straight line so as to cover the length of the substrate, and the moving mechanism relatively moves the light-irradiating portion and the substrate in a direction orthogonal to the direction in which the light source is arranged side by side.
TW104133509A 2014-10-23 2015-10-13 Board processing method, computer storage medium, and board processing system TW201626437A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014216612A JP2016086042A (en) 2014-10-23 2014-10-23 Substrate processing method, program, computer storage medium, and substrate processing system

Publications (1)

Publication Number Publication Date
TW201626437A true TW201626437A (en) 2016-07-16

Family

ID=55760893

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104133509A TW201626437A (en) 2014-10-23 2015-10-13 Board processing method, computer storage medium, and board processing system

Country Status (3)

Country Link
JP (1) JP2016086042A (en)
TW (1) TW201626437A (en)
WO (1) WO2016063860A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016221261A1 (en) * 2016-10-28 2018-05-03 Carl Zeiss Smt Gmbh Process for the microlithographic production of microstructured components

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140718A (en) * 1987-11-27 1989-06-01 Hitachi Ltd Formation of pattern
JPH0385722A (en) * 1989-08-30 1991-04-10 Toshiba Corp Pattern formation
JPH03276713A (en) * 1990-03-27 1991-12-06 Nippon Telegr & Teleph Corp <Ntt> Pattern forming material and pattern forming method
JPH05136038A (en) * 1991-11-14 1993-06-01 Toshiba Corp Electron beam lithographic device
JPH0653106A (en) * 1992-07-29 1994-02-25 Nec Corp Formation of fine resist pattern
JPH08222501A (en) * 1995-02-13 1996-08-30 Sony Corp Exposure method
JP3493094B2 (en) * 1996-02-28 2004-02-03 株式会社東芝 Pattern forming method, exposure apparatus, and semiconductor device
JPH10312946A (en) * 1997-05-09 1998-11-24 Sony Corp Device and method for exposure
JPH1167653A (en) * 1997-08-25 1999-03-09 Matsushita Electron Corp Pattern-forming method
JPH1195442A (en) * 1997-09-24 1999-04-09 Sharp Corp Photoresist pattern forming method
JPH11162844A (en) * 1997-09-25 1999-06-18 Toshiba Corp Pattern formation
JPH11233404A (en) * 1998-02-10 1999-08-27 Nec Corp Method for forming photo-resist pattern
JP2001013671A (en) * 1999-06-30 2001-01-19 Toshiba Corp Pattern forming method
JP2001230175A (en) * 2000-02-14 2001-08-24 Matsushita Electric Ind Co Ltd Pattern formation method and electron beam exposure system
JP2002008970A (en) * 2000-06-23 2002-01-11 Nec Corp Method of correcting proximity effects in electron beam exposure, and method of manufacturing semiconductor device
DE102004022329B3 (en) * 2004-05-06 2005-12-29 Infineon Technologies Ag Dynamic dosage adaptation method in lithography projector, involves setting exposure amount for each light exposure area, based on difference between time set for exposing each exposure area and time set for stabilizing resist layer
JP2009021457A (en) * 2007-07-13 2009-01-29 Fujitsu Microelectronics Ltd Pattern forming method, and semiconductor device manufacturing method
JP2009194242A (en) * 2008-02-15 2009-08-27 Tokyo Electron Ltd Coating and developing device, coating and developing method, and storage medium
JP4683163B2 (en) * 2010-10-29 2011-05-11 凸版印刷株式会社 Photomask pattern drawing method
JP5890255B2 (en) * 2012-04-02 2016-03-22 株式会社Screenセミコンダクターソリューションズ Exposure apparatus, substrate processing apparatus, substrate exposure method, and substrate processing method
JP2015144179A (en) * 2014-01-31 2015-08-06 東京エレクトロン株式会社 Substrate processing system, substrate processing method, and computer storage medium

Also Published As

Publication number Publication date
JP2016086042A (en) 2016-05-19
WO2016063860A1 (en) 2016-04-28

Similar Documents

Publication Publication Date Title
US7972765B2 (en) Pattern forming method and a semiconductor device manufacturing method
TW201531818A (en) Exposure apparatus, method of forming resist pattern, and storage medium
KR101207046B1 (en) Substrate processing method, computer readable storage medium, and substrate processing system
TWI390364B (en) Method of real time dynamic cd control
KR101072282B1 (en) Substrate-processing apparatus, substrate-processing method, substrate-processing program, and computer-readable recording medium recorded with such program
KR102297810B1 (en) Substrate processing system
WO2011078083A1 (en) Method of manufacturing semiconductor device and system for manufacturing semiconductor device
KR101072330B1 (en) Substrate-processing apparatus, substrate-processing method, and computer-readable recording medium recorded with substrate-processing program
KR20180019020A (en) Lithography apparatus, lithography system, and method of manufacturing article
JP2003257834A (en) Method and apparatus for manufacturing semiconductor device
TW201007375A (en) Exposure apparatus and method of manufacturing device
JP4397836B2 (en) Method for setting processing conditions in photolithography process, apparatus for setting processing conditions in photolithography process, program, and recording medium capable of reading program
TW201543171A (en) Substrate processing system, substrate conveyance method, program and computor memory medium
TW201626437A (en) Board processing method, computer storage medium, and board processing system
KR101389109B1 (en) Substrate processing apparatus and substrate processing method
JP6157573B2 (en) PATTERN FORMING APPARATUS, COATING AND DEVELOPING APPARATUS, SUBSTRATE CONVEYING METHOD USING THEM AND DEVICE MANUFACTURING METHOD
JP5186264B2 (en) Substrate processing method, program, computer storage medium, and substrate processing system
JP4920317B2 (en) Substrate processing method, program, computer-readable recording medium, and substrate processing system
WO2010150584A1 (en) Substrate treatment method, computer recording medium, and substrate treatment system
JP2007311469A (en) Processing method of substrate, program and substrate processing system
TWI463275B (en) Substrate processing method, computer readable storage medium and substrate processing apparatus
JP2012220896A (en) Periphery exposure method and periphery exposure device
JP2006047669A (en) Method for drawing mask and mask drawing apparatus