TW201305398A - Group III nitride based multilayer stack structure, component having the structure and method for manufacturing the structure - Google Patents

Group III nitride based multilayer stack structure, component having the structure and method for manufacturing the structure Download PDF

Info

Publication number
TW201305398A
TW201305398A TW101126209A TW101126209A TW201305398A TW 201305398 A TW201305398 A TW 201305398A TW 101126209 A TW101126209 A TW 101126209A TW 101126209 A TW101126209 A TW 101126209A TW 201305398 A TW201305398 A TW 201305398A
Authority
TW
Taiwan
Prior art keywords
layer
substrate
group iii
group
iii nitride
Prior art date
Application number
TW101126209A
Other languages
Chinese (zh)
Inventor
Armin Dadgar
Alois Krost
Original Assignee
Univ Magdeburg Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Magdeburg Tech filed Critical Univ Magdeburg Tech
Publication of TW201305398A publication Critical patent/TW201305398A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02378Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD

Abstract

A group III nitride based multilayer stack structure is disclosed. The structure includes a group IV substrate (101), and a AlxGayIn1-x-yN based seed layer (102) and a AlxGayIn1-x-yN layer (103) on the group IV substrate (101), wherein the AlxGayIn1-x-yN based seed layer disposed on the substrate (101) wherein x > 0.2, and for the AlxGayIn1-x-yN layer (103), x < 0.2 and x+y ≤ 1.

Description

以III族氮化物為基礎的多層堆疊結構、帶有該多層堆疊結構的部件 以及該多層堆疊結構的製造方法 Multilayer stack structure based on group III nitride, component with the multilayer stack structure And a method of manufacturing the multilayer stacked structure

本發明係有關於一種多層堆疊結構,特別是關於一種以III族氮化物為基礎的多層堆疊結構。 The present invention relates to a multilayer stack structure, and more particularly to a multilayer stack structure based on a Group III nitride.

以III族氮化物為基礎的多層堆疊結構基於直接帶隙而極其適用于大量的應用,如,發光二極體和高壓及高頻電晶體。此外,它通過理論上可極大地調節的帶隙而極其適用于發光體,光電探測器以及光電池,該帶隙在UV波段中從基於氮化鋁(AlN)的6.2eV經過基於氮化鎵(GaN)的3.4eV直至在IR波段中基於氮化銦(InN)達到0.68eV。目前的大部分光電池均以矽為基礎,而最近也通過硫族化合物和III-V半導體來實現光電池。III-V半導體大多涉及的是以砷化物或磷化物為基礎的多重太陽能電池,該太陽能電池效率極高,但價格相對較高。 Multilayer stack structures based on Group III nitrides are extremely suitable for a wide range of applications based on direct bandgap, such as light-emitting diodes and high voltage and high frequency transistors. In addition, it is extremely suitable for illuminants, photodetectors and photocells by theoretically greatly adjustable bandgap, which is based on GaN based on 6.5 eV of aluminum nitride (AlN) in the UV band. 3.4 eV of GaN) up to 0.68 eV based on indium nitride (InN) in the IR band. Most of the current photocells are based on germanium, and recently photovoltaic cells have been realized by chalcogenides and III-V semiconductors. Most of the III-V semiconductors involve multiple solar cells based on arsenide or phosphide, which are extremely efficient but relatively expensive.

III族氮化物相對常規的電池在溫度穩定性,化學耐受性和抗輻射力方面有巨大的優勢。抗輻射力對太空應用而言是重要的。在大量的異質襯底如,藍寶石或碳化矽(SiC)上的III族氮化物生長在幾年前已公知,而基於縮放和價格的優勢,在矽襯底上的生長越來越重要。為此通常在SiC和矽(Si)上設置III族氮化物層,該III族氮化物層具有AlGaN(SiC)或AlN(Si和SiC)類型的含鋁的種層,從而由此實現了大多以厚的氮化鎵緩衝物質為基礎的部件層。 Group III nitrides have great advantages in temperature stability, chemical resistance and radiation resistance compared to conventional batteries. Radiation resistance is important for space applications. The growth of Group III nitrides on a large number of heterogeneous substrates such as sapphire or tantalum carbide (SiC) has been known for several years, and growth on germanium substrates is becoming more and more important based on the advantages of scaling and price. For this purpose, a group III nitride layer is usually provided on SiC and germanium (Si), and the group III nitride layer has an aluminum-containing layer of AlGaN (SiC) or AlN (Si and SiC) type, thereby realizing most of A component layer based on a thick gallium nitride buffer material.

諸多原因表明,這些對太陽能電池而言不合適的。矽/氮化鋁的轉換導致出現了高勢壘和不適用於垂直電流的絕緣轉換。Ager等人[Joel W.Ager III,et al.,Phys.Status Solidi C 6,S413(2009)]指出,在p-Si和n-GaInN之間且In濃度>30%時,矽價帶和GaInN導帶之間的帶偏移消失,該現象在介面上導致出現了幾乎消失的電阻。這樣的轉換不但對大量的部件,如,作為開關的或用於LED的垂直式二極體非常有利,而且對太陽能電池也非常有利。 There are many reasons why these are not suitable for solar cells. The conversion of tantalum/aluminum nitride results in a high barrier and an insulation transition that is not suitable for vertical currents. Ager et al. [Joel W. Ager III, et al., Phys. Status Solidi C 6, S413 (2009)] indicate that the valence band and the indium concentration between p-Si and n-GaInN are >30%. The band offset between the GaInN conduction bands disappears, which causes an almost disappearing resistance at the interface. Such a conversion is advantageous not only for a large number of components, such as a vertical diode for switching or for LEDs, but also for solar cells.

GaInN緩衝層製造時的主要問題在於生長,特別是在矽襯底上,在鎵和矽之間的反應導致了所謂的回熔蝕刻[siehe z.B.Kapitel IV von A.Dadgar in III-V Compound Semiconductor:Integration with Silicon-based Microelectronics,Editoren T.Li,M.Mastro,und A.Dadgar(CRC Press,Boca Raton,FL,2010).]。該回熔蝕刻(特別表現為在方法過程中層從氣相中分離出來)導致在矽襯底中形成了孔,並且導致形成了富含矽-氮的析出物,或由於已析出的矽導致生長層大量地和大多為非預期地摻雜了矽。圖4中示例性地示出了上述現象,在該圖中,矽襯底(401)生長有GaInN(402),並且由回熔蝕刻形成在襯底(403)中的孔部分重新被GaInN填滿。GaInN種層的生長導致與其相接的層嚴重地雜亂無章。與回熔蝕刻無關,處在多種襯底(例如,Si、鍺(Ge)、金剛石(C)或其混合物)上的、具有這種化合物的晶核(Bekeimung)本身就是不理想的,並且會導致晶體出現圖4中所示的明顯旋轉和傾倒,並且對層和部件的特性有負面影響。 The main problem in the fabrication of the GaInN buffer layer is the growth, especially on germanium substrates, where the reaction between gallium and germanium results in so-called reflow etching [siehe zBKapitel IV von A.Dadgar in III-V Compound Semiconductor:Integration With Silicon-based Microelectronics , Editoren T. Li, M. Mastro, und A. Dadgar (CRC Press, Boca Raton, FL, 2010). This remelting etch (especially as the layer separates from the gas phase during the process) results in the formation of pores in the ruthenium substrate and results in the formation of ruthenium-nitrogen-rich precipitates or growth due to precipitated ruthenium. The layers are heavily and mostly undesirably doped with antimony. The above phenomenon is exemplarily shown in Fig. 4, in which the germanium substrate (401) is grown with GaInN (402), and the portion of the hole formed in the substrate (403) by reflow etching is again filled with GaInN full. The growth of the GaInN seed layer causes the layers that are in contact there to be severely disorganized. Regardless of the reflow etching, the nucleus (Bekeimung) with such a compound on various substrates (for example, Si, germanium (Ge), diamond (C) or a mixture thereof) is not ideal in itself, and This causes the crystal to show significant rotation and dumping as shown in Figure 4 and has a negative impact on the properties of the layers and components.

為了在垂直導電時獲得低的電阻,在晶體品質盡可能好的情況下,力求得到較低的半導體帶偏移,原則上這可以借助矽上GaInN來實現[Joel W.Ager III,et al.,Phys.Status Solidi C 6,S413(2009)]。在此,在矽上直接生長GaN層和回熔蝕刻的問題是公知的並且提出了未解決的問題。同樣已知的是,為了避免回熔蝕刻而使用了以AlN為基礎的種層,雖然該種層具有高帶隙能,但由此不適用於垂直電流。[siehe z.B.Kapitel IV von A.Dadgar in III-V Compound Semiconductor:Integration with Silicon-based Microelectronics,Editoren T.Li,M.Mastro,und A.Dadgar(CRC Press,Boca Raton,FL,2010).] In order to obtain low resistance in vertical conduction, a lower semiconductor strip offset is sought in the case where the crystal quality is as good as possible. In principle, this can be achieved by means of GaInN [Joel W. Ager III, et al. , Phys.Status Solidi C 6, S413 (2009)]. Here, the problem of directly growing a GaN layer on the germanium and remelting etching is well known and poses an unsolved problem. It is also known to use an AlN-based seed layer in order to avoid reflow etching, which is not suitable for vertical currents, although it has a high band gap energy. [siehe zBKapitel IV von A.Dadgar in III-V Compound Semiconductor: Integration with Silicon-based Microelectronics , Editoren T. Li, M. Mastro, und A. Dadgar (CRC Press, Boca Raton, FL, 2010).]

本發明的目的在於解決出現在常規種層上的回熔蝕刻、晶體品質低及通常較高的垂直電阻的問題。 It is an object of the present invention to address the problems of reflow etching, low crystal quality, and generally high vertical resistance that occur on conventional seed layers.

這些目的將通過根據申請專利範圍第1項之以III族氮化物為基 礎的多層堆疊結構以及根據申請專利範圍第7項之帶有以III族氮化物為基礎的多層堆疊結構的部件,以及根據申請專利範圍第8項之以III族氮化物為基礎的多層堆疊結構的製造方法來實現。本發明優選的實施方式表現在申請專利範圍附屬項中。 These purposes will be based on Group III nitrides according to item 1 of the scope of the patent application. Multi-layer stack structure and components with a group III nitride-based multilayer stack structure according to claim 7 of the patent application, and a group III nitride-based multilayer stack structure according to claim 8 The manufacturing method is implemented. Preferred embodiments of the invention are presented in the dependent claims.

根據本發明提供了以III族氮化物為基礎的多層堆疊結構,該多層堆疊結構至少包括:一Ⅳ族襯底(101),以及在該IV族襯底(101)上一以AlxGayIn1-x-yN為基礎的種層(102)以及一AlxGayIn1-x-yN層(103);其中該以AlxGayIn1-x-yN為基礎的種層(102)佈置在該襯底(101)上且x>0.2,以及該AlxGayIn1-x-yN層(103)之x<0.2且x+y1。 According to the present invention, there is provided a multilayer stack structure based on a Group III nitride, the multilayer stack structure comprising at least: a Group IV substrate (101), and an Al x Ga y on the Group IV substrate (101) In 1-xy N-based seed layer (102) and an Al x Ga y In 1-xy N layer (103); wherein the seed layer (102) arrangement based on Al x Ga y In 1-xy N On the substrate (101) and x>0.2, and x<0.2 and x+y of the Al x Ga y In 1-xy N layer (103) 1.

這種層佈置的好處在於,與帶有種層且Al<20%的多層堆疊結構相比,獲得了更好的層品質,特別是抑制了在文獻中被稱為回溶刻蝕的鎵和矽的反應以及使得III族氮化物/矽介面上的電阻非常低。在此,III族元素的百分比數值總是與其在III族元素內中的組份相關,即,III族元素濃度的總數為100%。 The advantage of this layer arrangement is that a better layer quality is obtained compared to a multilayer stack structure with seed layers and Al < 20%, in particular the suppression of gallium and etched etching in the literature. The reaction of ruthenium and the electrical resistance of the III-nitride/germanium interface are very low. Here, the percentage value of the group III element is always related to its component in the group III element, that is, the total concentration of the group III element is 100%.

下面用在太陽能電池中的應用來描述本發明,但並不局限於此,原則上本發明可應用於所有的致力於得到垂直電流的應用。在此,種層是III族氮化物層,該種層以不同的對稱(例如,在帶有表面原子的二配位(110)、三配位(001)、四配位(111)對稱的閃鋅礦結構的情況下[A.Dadgar et al.,New Journal of Physics 9,389(2007)und F.Reiher,et al.,Journal of Crystal Growth 312,180(2010)]或在例如,公知為SiC的六角形晶體中),以不規則的光柵常數實現從襯底到III族氮化物緩衝層的過渡。為了高品質的晶體,應盡可能規律地調整生長著的層。由於生長通常以島為出發點,因此這些島必須盡可能好的彼此取向,從而使其在聚合成封閉的層時不會產生或僅產生少量的新的晶格缺陷。 The invention will be described below using applications in solar cells, but is not limited thereto, and in principle the invention is applicable to all applications dedicated to obtaining vertical currents. Here, the seed layer is a group III nitride layer, which has different symmetry (for example, in a two-coordinate (110), three-coordinate (001), and four-coordinate (111) symmetry with surface atoms. In the case of a sphalerite structure [A. Dadgar et al., New Journal of Physics 9, 389 (2007) und F. Reiher, et al., Journal of Crystal Growth 312, 180 (2010)] or, for example, six known as SiC In the angular crystal), the transition from the substrate to the III-nitride buffer layer is achieved with irregular grating constants. For high quality crystals, the growing layer should be adjusted as regularly as possible. Since growth is usually based on islands, these islands must be oriented as far as possible to each other so that they do not produce or produce only a small amount of new lattice defects when polymerized into a closed layer.

在此,理想的是AlInN種層,也就是說無鎵的種層,然而在不使種層明顯惡化以及另外充分地抑制不希望的回熔蝕刻的情況下,III族組份的少量的、最高達20%的鎵混合物也是可容忍的。 Here, it is desirable to have an AlInN seed layer, that is to say a gallium-free seed layer, however, in the case where the seed layer is not significantly deteriorated and the undesired remelting etching is additionally sufficiently suppressed, a small amount of the III component is Up to 20% of the gallium mixture is also tolerable.

為了些許降低帶隙能量並且由此在III族氮化物襯底介面上實 現更好的電流,鎵混合物可以是有利的。重要的是具有足夠濃度的鋁,從而最小化上面所述的影響。因此鋁濃度至少應該處於20%左右,理想的是超過30%。該化合物的其餘組份有利地由不會造成回熔蝕刻的銦構成。同樣,在高晶體定向的情況下,在用於襯底(特別是從矽或鍺襯底到III族氮化物層)的介面上無回蝕效應地,借助富含鋁和銦的AlGaInN材料得到極小的帶偏移。由此得出由預期濃度的GaInN所構成的層。 In order to reduce the band gap energy and thus the III nitride substrate interface A better current, a gallium mixture can be advantageous. It is important to have a sufficient concentration of aluminum to minimize the effects described above. Therefore, the aluminum concentration should be at least about 20%, and ideally more than 30%. The remaining components of the compound are advantageously composed of indium which does not cause a reflow etch. Also, in the case of high crystal orientation, there is no etch back effect on the interface for the substrate (especially from tantalum or tantalum substrate to the group III nitride layer), obtained by means of AlGaInN material rich in aluminum and indium. Very small offset. This results in a layer composed of the desired concentration of GaInN.

通過這種附加的AlInN/GaInN介面,在合適地選擇合成物的情況下不會引起額外的帶偏移,並且因此該額外的層不會對整個結構的導電率起到明顯的負面影響。正相反,通過改善的結晶學特性而增強了導電率。 With this additional AlInN/GaInN interface, no additional band offset is caused in the case of a suitable choice of composition, and therefore the additional layer does not have a significant negative impact on the electrical conductivity of the overall structure. On the contrary, the conductivity is enhanced by the improved crystallographic properties.

然而,分別根據結構也可以期望在AlInN/GaInN介面上獲得低帶偏移,由此例如,在置於襯底旁的多缺陷的AlInN層上避免了非預期的少數載流子複合。所以,在空穴(Loch)作為少數載流子的情況下,價帶中的小勢壘(Barriere)是有利的,而且類似的,在電子作為少數載流子的情況下,導帶中的小勢壘特別是對光電應用來說也是有利的。 However, it may also be desirable to obtain a low band offset on the AlInN/GaInN interface depending on the structure, respectively, thereby avoiding undesired minority carrier recombination, for example, on a multi-defect AlInN layer placed next to the substrate. Therefore, in the case where holes (Loch) are minority carriers, a small barrier (Barriere) in the valence band is advantageous, and similarly, in the case where electrons are minority carriers, in the conduction band Small barriers are also advantageous for optoelectronic applications in particular.

勢壘能在一定程度上反射少數載流子並且向空間電荷區擴散,而不是在矽介面上的或接近矽介面的範圍中進行重組,這樣提高了效率。這些同樣可以通過由摻雜物所產生的反向場以及通過在異介面AlInN/GaInN上產生的壓電場來實現。 The barrier can reflect minority carriers to a certain extent and diffuse to the space charge region, rather than recombining in the range of the germanium interface or near the germanium interface, which improves efficiency. These can also be achieved by the reverse field generated by the dopant and by the piezoelectric field generated on the different interface AlInN/GaInN.

本發明的另一種實施方式提供了一種多層堆疊結構,在該多層堆疊結構中AlGaInN種層的帶隙能量低於與其相接的層的帶隙能量。 Another embodiment of the present invention provides a multilayer stack structure in which the band gap energy of the AlGaInN seed layer is lower than the band gap energy of the layer to which it is attached.

與GaInN相比,通常力圖使AlInN中的In含量更高,因為AlInN具有稍高的帶隙能量。 Compared with GaInN, it is generally attempted to make the In content in AlInN higher because AlInN has a slightly higher band gap energy.

在人們致力於將基於III族氮化物的多重電池與矽基電池相結合的光電池中,也可以將原本作為種層的AlInN用作光電池,但必須由100納米以上的相應厚度製成,以便在多重電池系統中具有像單電池那樣足夠的效率。 In a photovoltaic cell in which a group III nitride-based multiple battery is combined with a germanium-based battery, AlInN, which is originally used as a seed layer, can also be used as a photovoltaic cell, but must be made of a corresponding thickness of 100 nm or more, so that A multi-battery system has sufficient efficiency like a single battery.

為了使垂直電阻盡可能小,佈置在p型導電的襯底表面上的n型導電的III族氮化物多層堆疊結構是有利的。在多重太陽能電池中,在電池之間不採用常規的隧道接觸,而有必要採用這種過渡,並且與隧道接觸用的德爾塔摻雜的p和n型導電層相比,利用這種方法更簡單地實現了該過渡。例如,可以在生長期間通過在生長種層時先於V族元素導入一種或多種III族元素使得該III族元素在襯底表層中產生p型摻雜物來實現上述設置。此外,在該多層堆疊結構中,III族氮化物種層中的少量矽擴散也是有利的,因為它提高了n型摻雜物。 In order to make the vertical resistance as small as possible, an n-type conductive group III nitride multilayer stack structure disposed on the surface of the p-type conductive substrate is advantageous. In multiple solar cells, conventional tunneling is not used between the cells, and it is necessary to use this transition, and this method is more useful than the delta-doped p- and n-type conductive layers used for tunnel contact. This transition is simply achieved. For example, the above arrangement can be achieved during growth by introducing one or more Group III elements prior to growing the seed layer such that the Group III element produces a p-type dopant in the surface layer of the substrate. Further, in the multilayer stacked structure, a small amount of germanium diffusion in the group III nitride species layer is also advantageous because it enhances the n-type dopant.

根據本發明的另一個實施方式,提供了一種多層堆疊結構,其中種層(102)在AlxGayIn1-x-yN,y<0.2系統中的生長。 In accordance with another embodiment of the present invention, a multilayer stack structure is provided in which seed layer (102) is grown in an Al x Ga y In 1-xy N, y < 0.2 system.

本發明的一種實施方式提出,在二極體或光電池中應用該多層堆疊結構。 One embodiment of the invention proposes to apply the multilayer stack structure in a diode or photovoltaic cell.

本發明的另一個實施方式是帶有以III族氮化物為基礎的多層堆疊結構的部件,該部件至少包括位於Ⅳ族襯底(101)上的以AlxGayIn1-x-yN為基礎的種層(102)以及AlxGayIn1-x-yN層(103),其中x<0.2,其中,AlxGayIn1-x-yN種層(102),該以AlxGayIn1-x-yN為基礎的種層(102)佈置在襯底(101)上且至少x>0.2。 Another embodiment of the present invention is a component having a multilayer stack structure based on a Group III nitride, the component comprising at least Al x Ga y In 1-xy N on a Group IV substrate (101) Seed layer (102) and Al x Ga y In 1-xy N layer (103), where x < 0.2, wherein Al x Ga y In 1-xy N layer (102), which is Al x Ga y In The 1-xy N based seed layer (102) is disposed on the substrate (101) and is at least x > 0.2.

根據本發明的另一個實施方式提供了以III族氮化物為基礎的多層堆疊結構的製造方法,該製造方法至少包括以下步驟:(1)提供Ⅳ族襯底(101);(2)在該襯底(101)上塗覆以AlxGayIn1-x-yN為基礎的種層(102)且x>0.2;(3)在該種層(102)上塗覆至少一個其他AlxGayIn1-x-yN層(103)且x<0.2。 According to another embodiment of the present invention, there is provided a method of fabricating a multilayer stack structure based on a Group III nitride, the method of manufacturing comprising at least the steps of: (1) providing a Group IV substrate (101); (2) a seed layer (102) based on Al x Ga y In 1-xy N is coated on the substrate (101) and x>0.2; (3) at least one other Al x Ga y In is coated on the seed layer (102) 1-xy N layer (103) and x < 0.2.

圖1示出了簡單的電池。襯底101在此處或僅僅是理想的p型導電載體或是n/p型矽電池,最好的是帶有向上對著種層102的p型導電的矽層。種層102是按照本發明的AlGaInN層。層101也可以包括SiGeC系統中的襯底材料或載體襯底之上的薄層。為了通過更相配的帶隙實現更好的效率,特別是SiGe化合物對太陽能電池而 言是有益的。 Figure 1 shows a simple battery. The substrate 101 is here or merely an ideal p-type conductive carrier or an n/p type germanium battery, preferably with a p-type conductive layer directed upwardly opposite the seed layer 102. Seed layer 102 is an AlGaInN layer in accordance with the present invention. Layer 101 may also include a substrate material in a SiGeC system or a thin layer over a carrier substrate. In order to achieve better efficiency through a more compatible band gap, especially SiGe compounds for solar cells Words are helpful.

理想的是種層在AlxGayIn1-x-yN,X>20的系統中。此外,理想地種層具有處於40-50%之間的或0.4<1-x-y<0.5的銦(In)濃度,並且當三元時,即,在沒有鎵(Ga)混合物(y=0)的情況下,可以具有相應的處於60-50%(0.5x0.6)之間的鋁濃度,其中可以含有少量的至多20%(y0.2)的鎵。 It is desirable to seed in a system of Al x Ga y In 1-xy N, X>20. Further, it is desirable that the seed layer has an indium (In) concentration of between 40-50% or 0.4<1-xy<0.5, and when ternary, that is, without a gallium (Ga) mixture (y=0) In case of, it can have a corresponding 60-50% (0.5 x Aluminium concentration between 0.6), which may contain a small amount of up to 20% (y 0.2) gallium.

可以借助金屬有機氣相外延(MOCVD,MOVPE)或其他半導體塗層方法,如,分子束外延(MBE),氫化物氣相外延(HVPE)或濺射方法來製造這種層,其中,在此借助當時用於III族氮化物的MOVPE方法來描述該過程。為此,將一種最好是預先去氧和去氫的矽襯底佈置在MOVPE反應器中,並且在氫或氮載氣中加熱到約670℃。 The layer can be produced by means of metal organic vapor phase epitaxy (MOCVD, MOVPE) or other semiconductor coating methods, such as molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE) or sputtering methods, where This process is described by means of the MOVPE method for Group III nitrides at the time. To this end, a ruthenium substrate, preferably pre-deoxidized and dehydrogenated, is placed in the MOVPE reactor and heated to about 670 ° C in a hydrogen or nitrogen carrier gas.

在載氣轉為氮氣之後,理想地在約100mbar的壓力下進行塗層過程,首先導入三甲基鋁(TMAl)或可選的也可以導入三甲基銦(TMIn),以及在可能的情況下可以導入n型摻雜物(如,矽或鍺),例如,向反應器中供給約10s的GeH4或SiH4,然後再供給氨。約10分鐘之後生長出了AlInN層,該層約厚10納米(nm)。AlInN層中的摻雜物也可以隨著氨進入到反應器中,能夠得到相同的結果。預先以Si或Ge或其混合物塗覆襯底也是可行的。由此也能夠外延地生長出p層或通過生長由Si,Ge或SiGe組成的層來改善表面和/或觸點特性。 After the carrier gas is converted to nitrogen, the coating process is ideally carried out at a pressure of about 100 mbar, first introducing trimethylaluminum (TMAl) or alternatively trimethylindium (TMIn), and where possible An n-type dopant (e.g., ruthenium or osmium) may be introduced, for example, about 10 s of GeH 4 or SiH 4 is supplied to the reactor, and then ammonia is supplied. An AlInN layer was grown after about 10 minutes, which layer was about 10 nanometers (nm) thick. The dopants in the AlInN layer can also get the same result as ammonia enters the reactor. It is also feasible to coat the substrate with Si or Ge or a mixture thereof in advance. It is thus also possible to epitaxially grow the p-layer or to improve the surface and/or contact properties by growing a layer composed of Si, Ge or SiGe.

在生長出了AlInN層之後,TMAl和TMIn的供給將結束,並且將帶有摻雜物(通常是n型摻雜物)的三甲基鎵(TMGa)和三甲基銦(TMIn)導入到反應器裏,從而生長層103和下面的層。但為了實現下面的n-AlInN/p-GaInN電池,也能夠導入p型摻雜物。在此情況下,種層102至少應為50納米(nm)厚。 After the AlInN layer is grown, the supply of TMAl and TMIn will end, and trimethylgallium (TMGa) and trimethylindium (TMIn) with dopants (usually n-type dopants) will be introduced into In the reactor, the layer 103 and the underlying layer are thus grown. However, in order to realize the following n-AlInN/p-GaInN battery, a p-type dopant can also be introduced. In this case, the seed layer 102 should be at least 50 nanometers (nm) thick.

為了使組份相互適應,在生長中斷的時間段中仍要保持In的供給,以保持層表面的大部分現有的In富集層以及保持穩定的In導入。通常在這個程式中不產生InN,因為它有過高的氣壓,也就是說不穩定。 In order to adapt the components to each other, the supply of In is still maintained during the period of growth interruption to maintain most of the existing In enriched layer on the surface of the layer and to maintain a stable In introduction. Usually InN is not generated in this program because it has excessive air pressure, which means instability.

為在n型矽上構成太陽能電池,向塗層結構---例如,分子束外延(MBE)或金屬有機氣相外延(MOCVD,MOVPE)---中嵌入了n型的矽襯底。最好預先對該矽襯底進行濕式化學去氧並且借助氫氟酸浸去氫;也可以在反應器中通過加熱(Ausheizen)來生成該矽襯底。 In order to form a solar cell on an n-type germanium, an n-type germanium substrate is embedded in a coating structure, for example, molecular beam epitaxy (MBE) or metal organic vapor phase epitaxy (MOCVD). Preferably, the ruthenium substrate is subjected to wet chemical deoxidation in advance and immersed in hydrogen by means of hydrofluoric acid; the ruthenium substrate may also be formed by heating in a reactor.

然後該襯底被加熱,並且通過導入III族原材料來開始生長這種種層。在此不是必須同時導入這些原材料,可以生產程序控制先導入例如鋁,因為它容易擴散到矽中,並且在此處產生了在本實例中預期的p型導電表層。然而,為了實現銦濃縮先導入銦也是有利的。為了從一開始便使種層具有均勻的AlInN濃度,這種導入方式是很重要的。 The substrate is then heated and the seed layer is grown by introduction of a Group III starting material. It is not necessary to introduce these raw materials at the same time, and it is possible to introduce, for example, aluminum, by the production process control, because it easily diffuses into the crucible, and the p-type conductive skin layer expected in the present example is produced here. However, it is also advantageous to introduce indium first in order to achieve indium concentration. In order to have a uniform AlInN concentration from the beginning, this introduction is important.

因此,在過程中,既可以同時導入多種元素,也可以相繼地導入,例如,為了生成p型層而先導入Al,然後為了實現濃縮而導入銦,接著打開鋁源和普通的氮源材料。該種層理想地會生長到10至20納米厚。 Therefore, in the process, a plurality of elements may be simultaneously introduced or introduced one by one. For example, in order to form a p-type layer, Al is first introduced, and then indium is introduced for concentration, and then an aluminum source and a common nitrogen source material are opened. This layer desirably grows to a thickness of 10 to 20 nm.

原則上1納米厚的AlInN層也就足夠了,但5納米以上的層厚更有利。這層最好是封閉的,這使得與其相接的GaInN層不會接觸到襯底,正如在種層中形成凹口或島狀生長(Inselwachstum)時可能出現的情況那樣。襯底的這種盡可能封閉的覆蓋本質上取決於試圖實現的層厚度。 In principle, a 1 nm thick AlInN layer is sufficient, but a layer thickness of 5 nm or more is more advantageous. This layer is preferably closed so that the GaInN layer that is in contact therewith does not come into contact with the substrate, as may occur when forming a recess or island growth in the seed layer. This as close coverage as possible of the substrate essentially depends on the layer thickness that is intended to be achieved.

該種層理想的是n型摻雜的,通常借助矽或鍺可非常好地實現該摻雜。由此得出一個多層堆疊結構在座標x得到的帶隙能量E的特徵,該特徵如圖2示意性所示,座標x在此情況下是從襯底朝向III族氮化物層延伸的,該曲線特徵確保了Ⅳ族/III族氮化物表面上的低電阻。此處,EC代表的是導帶,EF代表的是費米能級,而EV代表的是Ⅳ族襯底201中的價帶以及與其相接的種層202的價帶。 This layer is desirably n-doped, which is usually very well achieved by means of ruthenium or osmium. This results in a characteristic of the bandgap energy E obtained by the multi-layer stack structure at the coordinate x, which is schematically shown in Fig. 2, in which case the coordinate x extends from the substrate towards the group III nitride layer, which The curved features ensure low resistance on the surface of the Group IV/III nitride. Here, E C represents a conduction band, E F represents a Fermi level, and E V represents a valence band in the group IV substrate 201 and a valence band of the seed layer 202 adjacent thereto.

然後,在幾乎相同的溫度下生長相接的GalnN層。在此步驟中有以下優點,即,AlInN具有比GaInN更高的In導入並且基於AlInN中的該較高的In含量,其帶隙能量可與GaInN相比。 The joined GalnN layers are then grown at nearly the same temperature. In this step, there is the advantage that AlInN has a higher In import than GaInN and its band gap energy can be compared with GaInN based on the higher In content in AlInN.

在實現垂直式二極體時,例如,對功率部件而言,在一個有利 的實施方式中使用了AlGaInN種層102,其帶隙能量低於與其相接的層103。這使得在緩衝結構中不具有額外的干擾載流子傳輸的能量障礙。 When implementing a vertical diode, for example, for a power component, in a favorable The AlGaInN seed layer 102 is used in the embodiment, and its band gap energy is lower than the layer 103 that is in contact therewith. This leaves no additional energy barriers to interfering carrier transport in the buffer structure.

在此,從AlInN到GaInN的漸變的過渡也是有意義的,該過渡實現了導帶和價帶能量的逐步轉換,並且由此使串聯電阻最小。圖3所示的實例示例性地展示了該過渡,在座標x上表示帶隙能量E,在該情況下座標x是從襯底到III族氮化物層延伸的。以矽襯底301為起點來生長AlInN層302,該層經過AlInN 303漸變成GaInN 304。在此,In的含量減少,而帶隙能量整體增加。 Here, a gradual transition from AlInN to GaInN is also expedient, which achieves a gradual conversion of the conduction band and valence band energy and thereby minimizes the series resistance. The example shown in Figure 3 exemplarily demonstrates this transition, representing the bandgap energy E on the coordinate x, in which case the coordinate x extends from the substrate to the Ill-nitride layer. The AlInN layer 302 is grown starting from the ruthenium substrate 301, and the layer is gradated into GaInN 304 via AlInN 303. Here, the content of In is decreased, and the band gap energy is increased as a whole.

通過在生長時稍提高溫度或減少In的導入,也能夠增大斜度。 The slope can also be increased by slightly increasing the temperature during growth or reducing the introduction of In.

提高Ga的含量可以提高材料的光柵常數,並且由此還能夠有利於地產生輕微的擠壓應力,該應力可以阻止在厚層生長時形成裂紋。在此緩衝之後,緊接著的是選擇用於部件的材料:因此,為了借助高品質的GaN n/p型二極體實現垂直接觸的高電壓開關,也許斜度直至GaN是有意義的,但也可利用這種結構實現以GaInN為基礎的大電流開關。 Increasing the content of Ga can increase the grating constant of the material, and thus can also advantageously produce a slight compressive stress that prevents crack formation during thick layer growth. After this buffering, the material chosen for the part is followed: therefore, in order to achieve a high-voltage switch for vertical contact with high-quality GaN n/p-type diodes, it may be meaningful to slope to GaN, but also This structure can be used to realize a high current switch based on GaInN.

圖4示出了在透射電子顯微鏡中顯示的直接生長於矽401上的InGaN層402的層結構的橫截面。其中,矽襯底範圍中的孔403清晰可見,可以通過回熔蝕刻(meltback etching)開出這些孔。利用根據本發明的方法明顯減少或者消除孔的數量,由此改善了層品質。 4 shows a cross section of a layer structure of an InGaN layer 402 directly grown on a crucible 401, as shown in a transmission electron microscope. Wherein the holes 403 in the ruthenium substrate range are clearly visible, and the holes can be opened by meltback etching. The use of the method according to the invention significantly reduces or eliminates the number of holes, thereby improving the layer quality.

根據本發明的部件也可以不同於此處所述的實例並且可以借助所有用於半導體分離的方法進行製造。因此,對幾種部件而言,n型矽或n型Ge-/AlGaInN的過渡尤其也是有意義的或在合適的III族氮化物的帶隙能量下也能夠實現低串聯電阻。 The components according to the invention may also differ from the examples described herein and may be fabricated by all methods for semiconductor separation. Thus, for several components, the transition of n-type germanium or n-type Ge-/AlGaInN is also of particular interest or can achieve low series resistance at the bandgap energy of a suitable group III nitride.

在製造這些層時,儘管通常外延生長對部件特性有利,但在此基本上不以外延生長為先決條件。 In the manufacture of these layers, although epitaxial growth is generally advantageous for the characteristics of the components, it is basically not prevalent on epitaxial growth.

此外,這些層也可以包含濃度很小的其他V族元素。因此,從通過氮化作用而轉化成AlInN的AlInAs層出發,諸如AlInN的生長也是獲得根據本發明的部件的一種有意義的途徑。 In addition, these layers may also contain other V group elements of a small concentration. Therefore, starting from the AlInAs layer which is converted into AlInN by nitridation, growth such as AlInN is also a meaningful way to obtain the component according to the invention.

100‧‧‧多層堆疊結構 100‧‧‧Multilayer stacking structure

101‧‧‧襯底 101‧‧‧Substrate

102‧‧‧種層 102‧‧‧ layers

103‧‧‧AlGaInN層 103‧‧‧AlGaInN layer

201‧‧‧襯底 201‧‧‧Substrate

202‧‧‧種層 202‧‧‧ layers

301‧‧‧矽襯底 301‧‧‧矽 substrate

302‧‧‧AlInN層 302‧‧‧AlInN layer

303‧‧‧AlInN 303‧‧‧AlInN

304‧‧‧GaInN 304‧‧‧GaInN

401‧‧‧矽 401‧‧‧矽

402‧‧‧InGaN層 402‧‧‧InGaN layer

403‧‧‧孔 403‧‧‧ hole

借助下面的視圖示例性地示出了本發明的實施例並且對其進行了詳細的描述。 Embodiments of the present invention are exemplarily shown by the following views and are described in detail.

作為應用實例,描述了多層堆疊結構在二極體中的應用,尤其是在光電池中的應用。其中:圖1示出了以III族氮化物為基礎的多層堆疊結構的層結構的示意圖;圖2示出了於Ⅳ族襯底和種層之間的帶隙能的示意性曲線特徵;圖3示出了於Ⅳ族襯底和帶有組份梯度的種層之間的帶隙能的示意性曲線特徵,以及圖4示出了在透射電子顯微鏡中InGaN層的層結構的橫截面。 As an application example, the application of a multilayer stack structure in a diode is described, especially in photovoltaic cells. Wherein: FIG. 1 shows a schematic diagram of a layer structure of a multilayered stacked structure based on a Group III nitride; FIG. 2 shows a schematic curve characteristic of a band gap energy between a Group IV substrate and a seed layer; 3 shows a schematic curve characteristic of the band gap energy between the group IV substrate and the seed layer with the component gradient, and FIG. 4 shows a cross section of the layer structure of the InGaN layer in the transmission electron microscope.

100‧‧‧多層堆疊結構 100‧‧‧Multilayer stacking structure

101‧‧‧襯底 101‧‧‧Substrate

102‧‧‧種層 102‧‧‧ layers

103‧‧‧AlGaInN層 103‧‧‧AlGaInN layer

Claims (8)

一種以III族氮化物為基礎的多層堆疊結構(100),至少包含:一Ⅳ族襯底(101),以及在該IV族襯底(101)上一以AlxGayIn1-x-yN為基礎的種層(102)以及一AlxGayIn1-x-yN層(103);其中該以AlxGayIn1-x-yN為基礎的種層(102)佈置在該襯底(101)上且x>0.2,以及該AlxGayIn1-x-yN層(103)之x<0.2且x+y1。 A multilayer stack structure (100) based on a group III nitride, comprising at least: a group IV substrate (101), and an Al x Ga y In 1-xy N on the group IV substrate (101) a seed layer (102) and an Al x Ga y In 1-xy N layer (103); wherein the seed layer (102) based on Al x Ga y In 1-xy N is disposed on the substrate ( 101) and x>0.2, and x<0.2 and x+y of the Al x Ga y In 1-xy N layer (103) 1. 根據申請專利範圍第1項所述的多層堆疊結構,其中該以III族氮化物為基礎之多層堆疊結構佈置在p型導電的襯底表面上。 The multilayer stacked structure according to claim 1, wherein the group III nitride-based multilayer stacked structure is disposed on a surface of the p-type conductive substrate. 根據申請專利範圍第1或2項所述的多層堆疊結構,其中該以AlxGayIn1-x-yN為基礎的種層(102)帶有帶隙能量,且該帶隙能量低於該AlxGayIn1-x-yN層(103)的帶隙能量。 The multilayer stack structure according to claim 1 or 2, wherein the seed layer (102) based on Al x Ga y In 1-xy N has band gap energy, and the band gap energy is lower than the Band gap energy of Al x Ga y In 1-xy N layer (103). 根據申請專利範圍第1至3項中任一項所述的多層堆疊結構,其中該以AlxGayIn1-x-yN為基礎的種層(102)在AlxGayIn1-x-yN且y<0.2的結構中生長。 Seed layer (102) in accordance with the scope of the patent application for multi-layer structure according to any one of claims 1 to 3, wherein in the Al x Ga y In 1-xy N based on Al x Ga y In 1-xy N And grow in a structure with y < 0.2. 根據申請專利範圍第1至4項中任一項所述的多層堆疊結構,其中該多層堆疊結構使用於二極體中。 The multilayer stacked structure according to any one of claims 1 to 4, wherein the multilayer stacked structure is used in a diode. 根據申請專利範圍第1至5項中任一項所述的多層堆疊結構,其中該多層堆疊結構使用於光電池中。 The multilayer stacked structure according to any one of claims 1 to 5, wherein the multilayer stacked structure is used in a photovoltaic cell. 一種帶有以III族氮化物為基礎的多層堆疊結構(100)的部件,至少包含:一Ⅳ族襯底(101),以及在該IV族襯底(101)上一以AlxGayIn1-x-yN為基礎的種層(102)以及一AlxGayIn1-x-yN層(103);其中該以AlxGayIn1-x-yN為基礎的種層(102)佈置在該襯底(101)上且x>0.2,以及該AlxGayIn1-x-yN層(103)之x<0.2且x+y1。 A component having a multilayered stacked structure (100) based on a Group III nitride, comprising at least: a Group IV substrate (101), and an Al x Ga y In on the Group IV substrate (101) a 1-xy N-based seed layer (102) and an Al x Ga y In 1-xy N layer (103); wherein the seed layer (102) based on Al x Ga y In 1-xy N is disposed On the substrate (101) and x>0.2, and the Al x Ga y In 1-xy N layer (103) has x<0.2 and x+y 1. 一種以III族氮化物為基礎的多層堆疊結構(100)的製造方法,至少包括以下步驟:提供一Ⅳ族襯底(101);製造去氧的Ⅳ族襯底表面;在該襯底(101)上塗覆以AlxGayIn1-x-yN為基礎的種層(102),其中x>0.2;以及在該種層(102)上塗覆至少一其他AlxGayIn1-x-yN層(103),其中x< 0.2。 A method for fabricating a multi-layer stack structure (100) based on a group III nitride, comprising at least the steps of: providing a group IV substrate (101); fabricating a deoxidized group IV substrate surface; and using the substrate (101) a seed layer (102) based on Al x Ga y In 1-xy N, wherein x >0.2; and coating at least one other Al x Ga y In 1-xy N layer on the layer (102) (103), where x < 0.2.
TW101126209A 2011-07-21 2012-07-20 Group III nitride based multilayer stack structure, component having the structure and method for manufacturing the structure TW201305398A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE102011108080.9A DE102011108080B4 (en) 2011-07-21 2011-07-21 Group III nitride-based layer sequence, their use and method of their preparation

Publications (1)

Publication Number Publication Date
TW201305398A true TW201305398A (en) 2013-02-01

Family

ID=46967876

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101126209A TW201305398A (en) 2011-07-21 2012-07-20 Group III nitride based multilayer stack structure, component having the structure and method for manufacturing the structure

Country Status (3)

Country Link
DE (1) DE102011108080B4 (en)
TW (1) TW201305398A (en)
WO (1) WO2013010533A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102188493B1 (en) 2014-04-25 2020-12-09 삼성전자주식회사 Method of growing nitride single crystal and method of manufacturing nitride semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI243399B (en) * 2003-09-24 2005-11-11 Sanken Electric Co Ltd Nitride semiconductor device
WO2008020599A1 (en) * 2006-08-18 2008-02-21 Showa Denko K.K. Method for manufacturing group iii nitride compound semiconductor light-emitting device, group iii nitride compound semiconductor light-emitting device, and lamp
DE102007020979A1 (en) * 2007-04-27 2008-10-30 Azzurro Semiconductors Ag A nitride semiconductor device having a group III nitride layer structure on a group IV substrate surface of at most twofold symmetry

Also Published As

Publication number Publication date
WO2013010533A1 (en) 2013-01-24
DE102011108080B4 (en) 2015-08-20
DE102011108080A1 (en) 2013-01-24

Similar Documents

Publication Publication Date Title
CN105428482B (en) A kind of LED epitaxial structure and production method
CN110112273B (en) Deep ultraviolet LED epitaxial structure, preparation method thereof and deep ultraviolet LED
US9184051B2 (en) Method for producing an optoelectronic nitride compound semiconductor component
US8519414B2 (en) III-nitride based semiconductor structure with multiple conductive tunneling layer
CN104810442B (en) A kind of LED epitaxial slice and its growing method
CN103337573B (en) The epitaxial wafer of semiconductor light-emitting-diode and manufacture method thereof
JP5596222B2 (en) Semiconductor laminate, method for manufacturing the same, and semiconductor element
US20230006092A1 (en) Light-emitting structure, method for producing the light-emitting structure, and light-emitting device
CN114883462B (en) Light emitting diode epitaxial wafer and preparation method thereof
CN108447952B (en) Light emitting diode epitaxial wafer and preparation method thereof
CN109065679A (en) A kind of LED epitaxial slice and its manufacturing method
CN115911201A (en) Light emitting diode epitaxial wafer, preparation method thereof and light emitting diode
CN115911202A (en) Light emitting diode epitaxial wafer, preparation method thereof and light emitting diode
CN114883460A (en) Light emitting diode epitaxial wafer and preparation method thereof
CN103022286A (en) Cascaded GaN-based LED (light-emitting diode) epitaxial wafer and preparation method thereof
CN115986018A (en) Epitaxial wafer, epitaxial wafer preparation method and light emitting diode
CN115295693A (en) Light emitting diode epitaxial wafer and preparation method thereof
CN109065682B (en) A kind of LED epitaxial slice and its manufacturing method
CN104465914A (en) LED structure with barrier height gradient superlattice layer and manufacturing method thereof
CN116364820B (en) LED epitaxial wafer, preparation method thereof and LED
JP6335784B2 (en) Variable band gap solar cell
JP5460751B2 (en) Semiconductor device
CN116779736A (en) LED epitaxial wafer, preparation method thereof and LED
CN116598396A (en) LED epitaxial wafer, preparation method thereof and LED
US20240014344A1 (en) Led devices, led structures and manufacturing methods thereof