TW201125053A - Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same - Google Patents

Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same Download PDF

Info

Publication number
TW201125053A
TW201125053A TW099135810A TW99135810A TW201125053A TW 201125053 A TW201125053 A TW 201125053A TW 099135810 A TW099135810 A TW 099135810A TW 99135810 A TW99135810 A TW 99135810A TW 201125053 A TW201125053 A TW 201125053A
Authority
TW
Taiwan
Prior art keywords
hole
package substrate
lead
major surface
main surface
Prior art date
Application number
TW099135810A
Other languages
English (en)
Inventor
Serene Seoh Hian Teh
Won Yun Sung
Atapol Prajuckamol
Original Assignee
Semiconductor Components Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Components Ind filed Critical Semiconductor Components Ind
Publication of TW201125053A publication Critical patent/TW201125053A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205—Shape
    • H01L2224/32057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/83411—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/83416—Lead [Pb] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01044—Ruthenium [Ru]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01045—Rhodium [Rh]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

201125053 六、發明說明： 【發明所屬之技術領域】 本公開涉及電子裝置和形成電子裝置的製程，並且更具 體地涉及包括具有在通孔内的導電體的封裝基板的電子裝 置以及形成該電子裝置的製程。 【先前技術】 被封裝的半導體裝置能夠使用封裝製程形成，在該封裝 製程中含金屬的引線架是形成塑膠基板（如果形成）的起始 原料。更具體地說，引線架能夠包括被引線架的其他部分 保持在適當的位置上的引線。因此，所有引線都在該製程 的早期被相互電連接。將引線架附接到帶上，並且壓模膠 能夠在引線和引線架的其他區域之間的空隙或其他開口中 形成。該帶能夠在壓模膠變硬之後被移除。將引線相互連 接的引線架的部分可在壓模膠被形成之後移除。晶粒能夠 被附接到金屬引線架的-部分上’並且其焊墊能夠被線接 合到引線架的引線。龍膝能夠在引線、晶粒和導線接合 件（W!re bonds)上形成。隨後的操作能用來分割半導體裝 置，使得它能夠被測試和出售。一般來說，引線架的一部 分將在分割操作期間被鋸切割。 圖1包括被封裝的半導體裝置10的橫截面視圖的圖示。 該裝置包括封裝基板110，其包括了引線架。引線架m包 括由通孔m電連接的引線112。谭接遮罩在未形成焊接的 位置處覆蓋在封裝表面上。這些引線可用不同的含金屬的 化合物被電鍍，使得與引線架内的材料相比，隨後附接的 151260.doc 201125053 導線更好地黏附到電鍍材料上。鈍化層118在引線112的一 为上形成，並且更具體地是在通孔j丨4上形成。晶粒j2〇 使用黏附化合物116被附接到封裝基板丨1〇上。導線接合件 122將晶粒120的焊墊電連接到引線112。注意，在引線112 處的導線接合連接件從通孔114橫向偏移。用囊封材料丨4〇 將晶粒120和導線122密封。焊球被附接到沿封裝基板11〇 的底部引線112的引線上。被封裝的半導體裝置〗〇一般是 在相同的封裝操作期間被處理的若干半導體裝置中的一 個。一般使用鋸來將半導體裝置分割成單獨的半導體裝 置。該鋸一般切穿封裝基板11〇和引線架的部分（未示出）。 【實施方式】 實施方式作為例子被示出，並且不被限制在附圖中。 熟、’東的技術人員認識到，圖中的元件是出於簡單和清楚 的目的而被示出的，並且不一定按比例繪製。例如，圖中 的一些元件的尺寸可相對於其他元件被放大以幫助提高 對本發明實施方式的理解。 結合附圖的以下描述被提供以幫助理解此處所公開的教 導》以下討論將集中於這些教導的具體實現和實施方式。 »亥集中被提供以幫助描述這些教導，並且不應被解釋為對 這些教導的範圍或適用性的限制。 術語「包括（comprises)」、「包括（c〇mprising)」、包括 (mClUdeS)、「包括（including)」、「具有（has)」、「具有 (having)」或任何其他變形旨在涵蓋非排他性的包括。例 如’包括特徵列表的方法、物品或者裝置不一定僅被限制 151260.doc 201125053 到k些特徵’而疋可以包括未被明確列出的或者這樣的方 法、物扣或者裝置所固有的其他特徵。另外，除非相反地 明確說明’「或」&的是包括的或而不是排他性的或。例 如條件A或B由下列項中的任何一個滿足：A為真（或存 在）且B為假（或不存在），A為假（或不存在）且b為真（或存 在），以及A和B都為真（或存在）。 此外，「一 fa、 *ΪΓ f 、 1 ;」攻 一（an)」的使用被利用來描述此處 所描述的元件和元件。這樣做僅僅是為了方便起見並給出 本發明的範圍的-般含義。除非很清楚有其他意義，該描 述應當被理解為包括一個或至少一個，並且單數也包括複 數反之亦然。例如’當此處描述單個項時，可使用多於 一個的項來代替單個項。相類似地，在此處描述多於一個 的項的場合’可以用單個項代替多於一個的項。 除非另有規定，此處使用的所有技術和科學術語具有與 本發明所屬領域中具有通常知識者通常理解的相同的含 義材料彳法和例子僅是說明性的，並且沒有被規定為 限制性的。在此處未描述的程度上，關於具體材料和處理 行動的很多細節是常規的’並且可在半導體和電子技術内 的教課書或者其他來源中找到。 圖2包括適合於用在封裝基板中的材料的板200的俯視 圖。板的部分將變成用於半導體裝置的封裝基板。板200 靶夠包括塑膠材料，並且在一個實施方式中，能夠包括丙 稀猜丁 —稀苯乙稀（「ABS」）、聚碳酸醋、聚酸胺、聚丙 烯、聚鄰苯二甲醯胺、聚酯、聚丙烯醯胺、聚曱醛、聚苯 151260.d〇c 201125053 醚、聚醚、含氟聚合物、環氧樹脂壓模膠、或者其任何組 合。 在特定實施方式中，材料的組合能夠包括ABS和聚碳酸 酯（ABS/PC)材料、尼龍材料、液晶聚合物、或者可能材料 的另一組合，比如以多層膜或共聚物的形式。在另一個實 施方式中，板200能包括導熱填料。該導熱填料能包括晶 體矽（SW2)、氮化鋁（Am)、氣化矽（叫队）、碳化矽 (Sic)、氧化鋁（A12〇3)、另一種適合的導熱材料、或其任 何組合。在特定實施方式中’填料或其他材料在其導熱率 為至少1 · 3 W/mK時被認為是導熱的。 板200的尺寸能夠根據應用改變。與將使用板2〇〇的部分 形成的單獨的半導體裝置相比，板200可能相對較大。在 另一個實施方式中，板2〇〇能夠與單獨的半導體裝置的大 小相對應。在其他實施方式中，可使用其他形狀的板 2〇〇，同時仍使用此處所描述的概念。因此，從俯視圖 中，板200可能是矩形板（例如，正方形板）、圓形板、以及 橢圓形板、或者另一種多邊形板。在閱讀了本說明書之 後，熟練的技術人員將能夠確定用於其特定成套設備和應 用的板200的特定尺寸和形狀。 圖3包括在形成工作孔3丨〇和索引標記32〇之後板2〇〇的俯 視圖。工作孔310和索引標記320能夠被用來幫助處理板 200，並且索引標記32〇可確保在處理期間板2〇〇被正確定 向。在如圖3示出的實施方式中，板2〇〇包括面板3〇〇，其 中每個面板300包括單元，其中一個單元在圖3中被示為單 151260.doc 201125053 元3 02在其他貫施方式中，板2〇〇内可存在更多的面板或 更少的面板，並且每個面板3〇〇内可存在更多的單元或更 少的單元。面板實質上可以是相同的或可以是彼此不同 的’並且該#元實質上可以是相同的或是彼此不同的。 圖4包括板200的擴展部分的圖示，且包括單元3〇2。在 該特定貫施方式中’面板内存在許多單元3〇2。至少部分 地穿過板200的厚度形成孔4〇ι在特定實施方式中孔 400能夠從板200的一個主表面朝著該板2〇〇的相對主表面 延伸。在特定實施方式中，孔4〇〇完全穿過板2〇〇的整個厚 度延伸。在另一個實施方式中，孔4〇〇僅部分地穿過板 的厚度延伸。在特定實施方式中，導電構件(未示出)可位 於板200的相對主表面之間的高度處，並且能夠被用來確 定在沿板200的一個主表面的隨後附接的晶粒到沿板2〇〇的 相對主表面的引線之間的連接的路線。從俯視圖中，這樣 的導電構件將完全位於單元302的邊界内，使得隨後的分 割操作不需要切穿含金屬的材料。引線區域410由虛線示 出並且圍繞孔4〇〇中的每一個。引線區域41〇對應於導電 材料的將隨後形成的最終形狀。扁板區域(paddle area)420 由虛線示出並且相應於晶粒隨後將被附接到板200的區 域。 圖5匕括在形成包括通孔500和引線5 1 〇的導電構件之後 的俯視圖的圖不。雖然未在圖5中示出，包括通孔和引線 的導電構件夠在其他孔内形成，該其他孔在以前形成並 沿板200的相對主表面。導電構件能包括金屬、金屬合 15l260.doc 201125053 金、導電聚合物、導電油墨、或其任何組合。在特定實施 方式中，導電構件能夠包括金屬，比如銅、錄、或者貴金 屬（例如，幻、链、知、加 銀、餓、銥、鉑或金）、金屬合 =、或其任何組合。在另-個實施方式令，導電聚合物或 電油墨可歧導電的，如在例如塗覆期間沉 可隨後被製成導電的。 / 導電構件能夠使用無電電鍍、電解電鍍、添加劑電鍍、 導電油墨印刷、或其任何組合形成。當使用電錄時，電鍛 能作為滾鑛或浸鐘被執行。在實施方式中，可在執行電鐘 製程之前形成導電種子層。在特定實施方式中，導電油墨 被印刷在引線5H)正形成的位置處。通孔_正形成的孔可 用導電油墨部分地或完全地填充。印刷能夠被執行，使得 沿圖5中示出的主表面的板2⑽的其他區域不被導電油墨塗 覆。隨後能夠形成無電電錢製程以獲得導電構件的_厚 度和導電率。在另一個特定實施方式中，種子層通過化學 或物理汽相沉積來沉積。種子層形成可以僅部分地填充通 孔5〇0形成的孔。該種子層可在沿如圖5所示的主表面的實
質上所有的板2〇〇上形成。供私此/ & A ^ 此夠執订電解電鍍以獲得 構件的期望厚度和導電率。能夠執行圖案化步驟以實現如 圖5中示丨的引線51〇的形狀。在又一個實施方式中，如在 前面的實施方式中所描述的種子層可被選擇性地形 特定實施方式中，種子層能夠通過化學或物理汽相沉積使 用模板遮罩來沉積，其中模板遮罩包括開口，導電構件在 開口中形成。另一個實施方式中，在無電電鑛導電構件的 151260.doc 201125053 剩餘部分之前，種子層能夠通過化學或物理汽相沉積在沿 圖5所示出的主表面的實質上所有板2〇〇上形成，並且被圖 案化以與引線5 10形成的位置相對應。在閱讀了本說明書 之後，熟練的技術人員將認識到，許多不同的技術能夠被 用來形成導電構件。此處所描述的實施方式僅僅說明一些 實施方式，而不是限制本發明的範圍。 在該製程的這點處，封裝基板的形成實質上是完整的。 晶粒附接和其他的隨後操作能夠被執行。 圖6包括在將晶粒620附接到板2〇〇的主表面上並且將晶 粒620的焊塾622電連接到封裝基板的引線51〇上之後板2〇〇 的俯視圖。晶粒620能夠附接有導熱材料。在特定實施方 式中，導熱材料也可以是電絕緣的。在晶粒620被附接到 板200上之後，導線640能夠被接合在焊墊622和引線51〇之 間。如圖6中示出的，導線640中的一些能夠被附接到直接 位於通孔500上的引線5 1 〇，或者可被附接到從通孔5〇〇橫 向偏移的位置處的引線510。附接晶粒62〇和形成導線64〇 的操作可在繼續前進到圖6中示出的另一個單元302上之前 在特定單元302上執行。在另一個實施方式令，其他晶粒 可在導線640被接合在焊墊622與引線5丨〇之間之前被附接 在單元302中的每一個内。在又一個實施方式（未示出）中， 能夠使用倒裝片技術。在該實施方式中’導電凸塊在焊墊 2上开/成，並且導電凸塊能夠被加熱以使焊料流動並將 焊墊620的引線電連接到板2〇〇上的引線。 圖7包括在晶粒62〇和包括通孔5〇〇和引線51〇的導電構件 151260.doc 201125053 :形成囊封材料700之後的板2〇。的圖示。該囊封材料· 能夠包括與板200相同的材料，式 π ^ ^ 及者可包括不同的材料。 圖7中的虛線71G示出分割操作將被執行以便將每個單元切 割或以另外方式分離成單獨的被封裝的半導體裝置的情 況。该分割能夠使用切割卫具比如鑛、雷射器、加屡流體 (例如水注)或者類似工具來執行。在特定實施方式中，切 割能夠被執行，使得切割工具不切穿任何金屬或金屬合 金，並且在另一個特定實施方式中 乃式中，僅切穿塑膠或其他有 機材料。在更具體的實施方式中，當❹料，鑛條不需 要切穿使㈣更快得磨損的金屬或金屬合金，因此，在由 於磨損而需要被更換之前，鑛條报明顯能夠被使用得更 久0 圖8和9分別包括被封裝的半導體裝置的俯視圖和底視 圖。在圖8中，從俯視圖中僅看到囊封材料7〇〇。在圖9 中，能夠看到板200的部分、通孔9〇〇以及引線91〇。包括 通孔900和引線91〇的導電構件能夠與通孔5〇〇和引線51〇同 時形成。在特定實施方式中，通孔5〇〇和9〇〇具有與彼此相 比實質上相同的成分，並且引線51〇和91〇能夠具有與彼此 相比實質上相同的成分。在另一個實施方式中，通孔9〇〇 能夠在與通孔500相比不同的時間形成，並且引線91〇能夠 在與引線5 10相比不同的時間形成。另外，通孔5〇〇和9〇〇 具有與彼此相比不同的成分，並且引線5丨〇和9丨〇能夠具有 與彼此相比不同的成分。電子裝置能夠包括圖8和9中示出 的被封裝的半導體裝置。在一個實施方式中，電子裝置能 151260.doc 201125053 夠為被封裝的半導體裝置。在另一個實施方式中，被封裝 的半導體裝置能夠為較大電子裝置比如電路板、模組、電 腦或者另一個電子系統的一部分。 . 圖10和11包括被封裝的半導體裝置的橫截面視圖以示出 半導體裝置的特徵中的一些。圖10包括具有相對主表面 . 202和204的板200。晶粒010用黏附化合物1010連接到板。 晶粒610通過導線640電連接到引線1012 ^在該特定實施方 式中，通孔1000將沿主表面2〇2的引線1〇12電連接到沿主 表面204的引線1014。在該特定實施方式中，導線64〇被電 連接到從通孔1000橫向偏移的位置處的引線i 〇丨2。 圖U包括被封裝的半導體裝置的橫截面視圖，該被封裝 的半導體裝置包括通過通孔11〇〇彼此_連接的引線1112和 1114。晶粒610用黏附化合物111 〇附接到板2〇〇並且覆蓋在 引線1112的部分上。在特定實施方式中，黏附化合物111 〇 能夠包括導熱的電絕緣材料。在圖丨i示出的實施方式中， 導線640被連接到引線η 12。在晶粒61 〇和外部引線1112之 間的導線640直接位於通孔1100上被附接。在晶粒與内部 引線1112之間的導線640從通孔11〇〇橫向偏移，因此，導 . 線640連接到内部引線1112的位置不是直接位於通孔11〇〇 • 上。 在另一個實施方式中’如圖12至16所示的，晶粒的背面 能夠被電連接到引線，並且被偏置到引線外表面處的預定 電壓。圖12至16示出的結構能夠使用之前關於圖5至9所描 述的任何材料或技術來形成。更具體地，參考圖12，孔 151260.doc 201125053 1200能夠以類似於之前關於孔400所描述的任何技術的方 式來形成。注意，一些孔1200位於虚線塊1220内，虛線塊 通常對應於導電扁板將形成並且隨後晶粒將被附接的位 置。 圖13包括在形成包括通孔1300、引線13 10和導電扁板 1320的導電構件之後板200的俯視圖。如圖13中所示出的 特徵能夠使用之前關於導電構件所描述的任何材料和技術 來形成，該導電構件包括通孔500和引線5 1 0。在該特定實 施方式中，導電扁板1320將允許隨後附接的晶粒的背面被 偏置。通孔1300中的一些允許產生從板2〇〇的其他主表面 到導電扁板1320的電連接。 圖14包括在附接了晶粒丨420並且產生到引線丨3 1 〇中的一 些和導電扁板1320中的一個的電連接之後板2〇〇的俯視圖 的圖示。在特定實施方式中，導電黏附化合物能夠被用來 將晶粒1420附接到導電扁板1220。在特定實施方式中，導 線1440能夠被接合到晶粒1420的焊墊1 422和引線1 3 1 〇。電 連接和晶粒附接操作能夠使用關於圖6中電連接的任何之 前所描述的技術來執行。 圖15和16分別包括在形成實質上完整的半導體裝置之後 的俯視圖和底視圖。如圖15中所示的囊封材料15〇〇在晶粒 M20、導線1440、以及引線131〇(未在圖15中示出）上形 成。參考圖16,包括通孔1600、引線161〇和扁板接觸面 1620的導電構件允許產生到被封裝的半導體I置内的晶粒 的外部連接。 151260.doc -12- 201125053 二=實施方式中，圖17包括被封裝的半導體裝置的 仏截面視圖。在該特定裝置中，晶粒142〇 物1710附接到引線丨7丨9 、S7|i 守电鄉丨竹化口 、 。通孔700延伸而穿過板200並且 電連接到在板的相對側上的引線i 714。 此處所描述的概念適用於許多電子裝置，而且特別適用 於有塑膠封裝材料的半導體裝置。通過經由印刷、電鍍、 沉積而形成引線’或者以其他方式在需要或期望有這樣的 特徵的位置上形成包括通孔和引線的導電構件能夠降低成 ^。在特定實施方式中’包括通孔和引線的導電構件在塑 膠或另一有機基板内和上形成。 ㊉規的半導體裝置能夠具有跨越許多$同半導體裝置延 伸的引線架，並且壓模膠在引線架的空隙或其他敞開區域 周圍形成。因為引線架在模製操作期間將引線保持在適合 位置上以形成基板，與此處所描述的實施方式相比，形成 常規半導體裝置的製程涉及明顯更多的含金屬的材料。更 具體地，對於常規製程將相鄰引線保持在適當位置上的引 線架的部分對於之前所描述的實施方式是不需要的，因為 在形成引線之前封裝基板已經形成。 此外’在相同的常規半導體裝置内，引線最初通過引線 架彼此電短路。因此，引線需要在完成半導體裝置的形成 之前被彼此電分離。分離引線可能很難，因為蝕刻、加工 或兩者可被用來移除使引線和導電扁板彼此絕緣所必需的 引線架的部分。當引線的間距減小時，引線絕緣操作將繼 續變得更加困難。 151260.doc 13 201125053 常規的半導體裝置能夠使用跨越許多不同的半導體裝置 延伸的引線帛來形成“分割操作被用來切穿不θ半導體裝 置之間的引線架的部分。如此處所描述的實施方式不需要 在半導體裝置之間延伸的引線架。因為含金屬的材料比如 金屬或者金屬合金能夠完全佈置在單獨的半導體裝置内並 且不在不同的半導體裝置之間延伸，分割操作不需要切穿 這種含金屬的材料。在特定實施方式十，分割操作可僅切 穿塑膠或其他有機材料。在被磨損之前錯條可被使用更多 次。此外，用於分割操作的特定方法可被更多地改變。更 進-步地，因為沒有金屬或金屬合金被暴露在半導體裝置 的邊緣處，所以金屬腐钮或氧化可能不太可能發生。與金 屬或金屬合金被暴露在邊緣處時相比，進入半導體裝置内 的濕氣滲透可能明顯更少。 可能需要對具有引線㈣f規半導體裝置執行很多盆他 步驟。當使用塑膠壓模膠來形成封裝基板時，帶可應用於 引線架以將引線架保持在適當位置上並且保護引線的外部 連接表面。帶可在封裝基板形成之後被隨後移除。因為使 用壓模勝形成封裝基板是骯㈣步驟，由㈣模膠以及帶 :使用，需要清潔步驟。通過使用此所描述的實施方式， 帶括其附接和移除以及相關清潔步驟能夠被消除。 定的节規半導體裝置能夠包括銅引線架。存在於引線 的表面上的銅需要料接材料來電鍍，以允許在常規半導 體裝置的引線盥续μ +曰π仏w /、線上知知作期間所使用的導線之間產生正 確的電連接。鋼引線可使用錯/錫（pb/Sn)焊料來拋光和電 15I260.doc 14 201125053 鐘°在特定實施方式中，不需要這種操作，因為導線或焊 料能夠被直接附接到導電材料。 在常規半導體裝置尹的引線架具有相當數量的與壓模膠 接觸的表面積。許多壓模膠不會很好地黏附到在引線架中 使用的金屬或金屬合金，在此處所描述的實施方式中，不 使用引線架’因此，在引線的金屬或金屬合金與通孔之間 的表面積明顯小於使用引線架時的表面積。因此，當使用 此處所描述的實施方式時能夠明顯減少脫層問題。此外， 通常被用於常規裝置中的引線架的金屬和金屬合金的熱膨 脹係數與該封裝的塑膠或其他有機材料的熱膨脹係數明顯 不同。此處所描述的實施方式有可能能夠使用具有更接近 於封裝基板、囊封材料或者兩者内的塑膠或其他有機材料 的熱膨脹係數的導電材料。
一起使用 樣的封裝的示例性形式包括四側無引腳扁平式 (「QFN」）、球柵陣列式(「BGA」）、纟引線岸面柵格:車 列式（「LLGA」）、或者類似形式。在閱讀本說明書之 後’熟練的技術人員將認識到，其他封裝能夠與如之前所 描述的技術一起使用。 許多不同的方面和實施方式是有可能的。這些方面和實 施方式中的-些將在下面被描述。在閱讀本說明書之後， 熟練的技術人員將認識到，這些方面和實施方式僅是說明 性的，並且不限制本發明的範圍。 在第-個方面中，形成電子裝置的製程能夠包括提供封 151260.doc 15 201125053 裝基板，該封裝基板包括第-主表面和與該第-主表面相 對的第-主表面’其中封裝基板包括第-單元，第—單元 相應於被封裝的半導體裝置的區域，並且在第—單元内， 封裝基板的第-主表面實質上沒有導電體。該製程還能包 括由第-主表面形成第一孔，並且延伸進封裝基板，以及 形成包括第—部分和第二部分的導電材料，其中第一部分 包括在f —孔内的第—通孔，並且第二部分包括沿封裝: 板的第-主表面放置並且覆蓋在第—通孔上並被電連接到 第一通孔的第—引線。 在第方面的實施方式中，形成第一孔被執行’使得第 孔兀全延伸到第二主表面，以及形成導電材料被執行， 使：導電材料的第三部分包括第二引線，其沿封裝基板的 第 表面放置並且位於第一通孔下方並被電連接到第一 通孔。在另—個實施方式中，封裝基板包括與第-主表面 1第一主表面間隔開的嵌入式導電體，並且第一孔延伸至 趴入式導電體並與第二主表面間隔開。該製程還包括由第 一主表面形成第二孔，其中第二孔延伸至嵌入式導電體並 與第-主表面間隔開。形成導電材料還形成了第三部分和 第四。P刀’其中第三部分包括位於第二孔中的第二通孔， 並且第四。p刀包括沿封裝基板的第二主表面放置並被電連 2到第一和第二通孔的第二引線。在特定實施方式中，第 L孔在第方向上從第一主表面朝著第二主表面延伸， 第二通孔在第二方向上從第二主表面朝著第一主表面延 伸’並且第—彳向從第二方向橫向偏移。 151260.doc •16· 201125053 形成導電材料包括電 形成導材料包括在形成 —個實施方式中，封裝 式中，塑膠材料包括導 在第一方面的又一個實施方式中 鍍導電材料。在特定實施方式中， 導電材料之前印刷導電油墨。在另 基板包括塑膠材料。在特定實施方 熱填料。 在第-方面的再一個實施方式中’製程還包括使用勒附 化合物將晶粒附接到封裝基板，#中點附化合物位於晶粒 和第-通孔之間’以及用囊封材料將晶粒密封，其“質 上在晶粒與第-通孔之間沒有囊封材料形成。在另一個二 施方式中’製程還包括將晶粒附接到封裝基板，复中曰曰粒 包括焊墊，以及將該焊塾線焊到導電材料，其中導電：料 處的焊點直接覆蓋在第一通孔上。 在第-方面的又一個實施方式令，製程還包括將晶粒附 接到封裝基板，用囊封材料將晶粒密封，以及將封裝Μ 分割成半導體裝置，其中在分割期間，第—區域中的二有 導電元件與第一單元的側面間隔開，#中該側面實質上垂 直於第-和第二主表面’並且其中分割被形成，使得僅僅 有機材料被㈣卜在另-個實施方式中，封裝基板不包括 引線架。在又-個實施方式中，封裝基板包括丙稀猜丁二 烯苯乙稀、聚碳酸醋、聚醯胺'聚丙稀、聚鄰笨二甲醯 胺、聚醋、聚丙烯醯胺、聚甲醛、聚苯醚、聚醚醯亞胺、 液曰曰聚合物、含氣聚合物、環氧樹脂壓模膠、或者其任何 組合。在又一個實施方式中，形成導電材料包括：無電地 電鍍導電材料·’執行添加劑電錄製程；無電電鐘導電材 J5J260.doc -17- 201125053 料，導電油墨印刷；或者其任何組合。 在第二個方®中’電子裝置能夠包括封裝基板，該封裝 基板包括第一主表面和與該第一主表面相對的第二主表 面。封裝基板還能夠包括其中有第—孔的⑽基體材料， 其中第-孔從第-主表面延伸進封裝基礎材料、第一孔内 的第-通孔、以及沿封裝基板的第一主表面放置並被電連 接到第-通孔的第一引線。電子裝置還能夠包括被附接到 封裝基板的m中m包括焊墊，以及在焊墊與第 -引線之間的電連接中電連接被附接到直接在第一通 孔上的第一引線。 在第二方面的實施方式中’電連接包括具有第一端和與 該第了端相對的第二端的導線，&中第〜端被接合到焊塾 上，並且第二端被接合到第一引線。在另—個實施方式 中，電連接包括延伸至焊塾和第一引線的谭料。 在第三個方面中，電子裝置能夠包括封裝基板。封裝基 板能夠包括包含第一主表面和與該第一主表面相對的第二 主表面的有機材料、從第_主表面延伸並進人有機材料的 第-孔、以及包括電鑛材料的電錄導體。電鑛導體能夠包 括在第-孔内的第-通孔’纟中電鍍材料實質上填充孔， 並且第-引線沿封裝基板的第一主表面放置並被電連接到 在第三方面的實施方式中， ^ Ύ 電子裝置還包括破附接到封 裝基板的晶粒，其中晶如k @ # 八平SS桩包括焊墊，以及在焊墊和電鍍 體之間的電連接。在特定音β A ^ 隹符疋貫施方式中，電連接包括具有第 151260.doc 201125053 螭和與該第一端相對的第- 人， 罘一鸲的導線，其中第一端被接 合到焊墊，並且第二端被 溉接合到電鍍導體。 ，意，*是上面在-般㈣或料巾所料的所有活動 都疋需要的，一部分特定活勤曰 動可犯疋不需要的，而且除了 所描述的活動之外還可以執行一個或多個另外的活動：仍 然進-步地，活動被列舉的顺序不一定是它們被執行的順 序。 為了’月楚起見’此處在單獨的實施方式的背景中描述了 某些特徵，其也可在單個實施方式中的組合中被提供。相 反地，為了簡潔起見在單個實施方式的背景中描述了各種 特徵，其也可被分離地或者以任何子組合來提供。此外， 對在範圍内規定的值的提及包括該範圍内的每個值。 益處、其他優勢、以及對問題的解決方案已在上面關於 特定實施方式被描述。然而，可能使任何益處、優勢或者 解決方案出現或者變得更加明顯的域、優勢、對問題的 解決方式以及任何特徵不應被解釋為任—或全部權利要求 的關鍵的、所需的或者本質的特徵。 此處所描述的實施方式的說明書和圖式旨在提供對不同 實施方式的結構的-般理解。說明書和圖示不是用來充當 使用此處所描述的結構或方法的裝置和系統的所有元件二 特徵的詳盡無遺和全面的描述。單獨的實施方式也可以在 單個實施方式的組.合中被提供，以及相反地，$ 了簡潔起 見在單«施方式的背景中所描述的不同特征也可被分開 地或以任何子組合提供。此外，對在範圍内規定的值的提 151260.doc 201125053 及包括該範圍内的每個值。只有在閱讀了本說明書之後， 許多其他實施方式才對熟練的技術人員明顯。其他實施方 式可被使用並從本公開得到，使得結構替換、邏輯替換或 者另一種改變可被做出，而不偏離本公開的範圍。因此， 本公開應被解釋為說明性的而不是限制性的。 【圖式簡單說明】 圖1包括被封裝的半導體裝置的橫截面視圖的圖示。（現 有技術） 圖2包括能夠用在形成被封裝的半導體裝置中的材料板 的俯視圖的圖示。 圖3包括在產生索引並在板内用工具工作孔之後的圖2的 板的圖示。 圖4包括在通孔的孔在板内形成之後的圖3的板的展開圖 的圖示。 圖5包括在孔内和在板的主表面的部分上形成導電材料 之後的圖4的板的俯視圖的圖示。 圊6包括在將晶粒附接到板並且在晶粒與引線之間產生 電連接之後的圖5的板的俯視圖的圖示。 圖7包括在將晶粒和引線密封之後的圖6的板的俯視圖的 圖示。 圖8和9分別包括被封褒的半導體裝置的俯視圖和底視圖 的圖示。 圖10和11包括根據其他實施方式的被封裝的半導體裝置 的橫截面視圖的圖示。 151260.doc -20- 201125053 圖12包括根據另一個貫施方式的在通孔的孔在板内形戍 之後的圖3的板的展開圖。 圖13包括在孔内和在板的主表面的部分上形成導電材料 之後的圖12的板的俯視圖的圖示。 圖14包括在將晶粒附接到板並且在晶粒與引線之間產生 電連接之後的圖13的板的俯視圖的圖示。 圖15和16分別包括被封裝的半導體裝置的俯視圖和底視 圖的圖示。 圖17包括根據另一個實施方式的被封裝的半導體裝置的 橫截面視圖的圖示。 【主要元件符號說明】 10 半導體裝置 110 封裝基板 112 引線 114 通孔 116 黏附化合物 118 鈍化層 120 晶粒 122 導線接合件 140 囊封材料 200 板 202 主表面 204 主表面 300 面板 151260.doc -21 - 201125053 302 ΟΌ 一 早兀 310 工作孔 320 索引標記 400 子L 410 引線區域 420 扁板區域 500 通孔 510 引線 610 晶粒 620 晶粒 622 焊墊 640 導線 700 囊封材料 710 虛線 900 通孔 910 引線 1000 通孔 1010 黏附化合物 1012 引線 1014 引線 1100 通孔 1110 黏附化合物 1112 引線 1114 引線 151260.doc ·22· 201125053 1200 孔 1220 導電扁板 1300 通孔 1310 引線 1320 導電扁板 1420 晶粒 1440 導線 1500 囊封材料 1600 通孔 1610 引線 1620 扁板接觸面 1700 通孔 1710 黏附化合物 1712 引線 1714 引線 -23- 151260.doc

Claims (1)

  1. 201125053 七、申請專利範圍： L 一種形成一電子裝置的製程，包括： 提供一封裝基板， -封裝基板包括一第一主表面和與 該第一主表面相對的一 第二主表面，其中該封裝基板包 括相應於一經封裝的 元’並且在該第一單 展的+導體裝置的一區域的一第一單 70内’該封裝基板的第一主表面實 質上沒有一導電體； 孔，並且延伸進該封裝基 由該第一主表面形成第 板；以及 形成導電材料，兮道a ^導電材料包括一第一部分和一第二 部分，其中該第—部八 一 刀匕括在該第一孔内的—第一通 孔，並且該第二部分白 括一苐一弓丨線，該第—引線沿該 封裝基板的第一主表而私π 矛面放置，並且覆蓋在該第一通孔上 並被電連接到該第一通孔。 2.如睛求項1的製程，其中. 形成該第一孔經勃；f干 订’使得該第一孔完全延伸至該第 二主表面；以及 形成V電材料經執行，使得該導電材料的一第三部 分包括—第H該第二引線沿該封裝基板的第I主 表面放置’並且位於該笛 7 /弟一通孔之下並被電連接到該第 一通孔。 3 ·如請求項1的製程，其中： 該封裝基板包括一嵌Λ 4 A 入入式導電體，該導電體與該第一 主表面和該第二主表面間隔開； 151260.doc 201125053 該第一孔延伸至該嵌入式導電體，並且與該第二主表 面間隔開； 該製程更包括由該第二主表面形成一第二孔其中該 第二孔延伸至該嵌入式導電體並且與該第一主表面間隔 開；以及 形成一導電材料更形成一第三部分和一第四部分，其 中該第三部分包括位於該第二孔内的一第二通孔，並且 β第包括-第二引線’該第二引線沿該封裝基板 的第二主表面放置，並且被電連接到該第一通孔和該第 二通孔。 4.如請求項3的製程，其中： 一方向上從該第一主表面朝著該第 該第一通孔在一第 二主表面延伸； 該第二通孔在-第二方向上從該第二主表面朝著該第 一主表面延伸；以及 該第一方向從該第二方向橫向偏移。 5. 如請求項1的製程，更包括： 將一晶粒附接到封裝基板； 用一囊封材料將該晶粒密封；以及 將该封裝基板分割成—半導體裝置，其中在分 間’在該第—區域内的所有導電元件與該第-單元 面間隔開’其中該等側面實質上垂直於該第一主表 /第主表面’並且其中分割經形成以使得僅 料被切割。 151260.doc 201125053 6·如請求項1的製程，其中封裝基板不包括-引線架。 7. 一種電子裝置，其包括： 一封襄基板，其包括-第_主表面和與該第_主表面 相對的-第二主表面，其中該封裝基板更包括： /塑膠基體材料，其具有在其中的一第一孔，其中 。玄第-孔從該第-主表面延伸進該封裝基體材料； —第一通孔，其在該第—孔内；以及 第-引線，其沿該封裝基板的第—主表面放置並 且被電連接到該第一通孔； -晶粒，其被附接到該封裝基板，其中該晶粒包括_ 焊墊；以及 電連接’其在該焊塾和該第—引線之間，其中該電 連接被附接到直接位於在該第-通孔上的該第-引線。 8. ^請求項7的電子裝置，其中該電連接包括具有—第- 知和與該第一端相對沾一 ^ _ t的一第—编的一導線，其中該第— 接。到°亥焊墊，並且該第二端被接合到該第—引 線。 丨 9· 一種電子裝置，包括： 一封裝基板，其包括： 有機材料，其包括一第一主表面和與該第—主表 面相對的一第二主表面； 第一孔，其從該主表面開始並延伸進該有機 料； 々 電鑛導^’其包括—電鍵材料，#中該電鑛導體 151260.doc 201125053 包括： &〜第一通扎，其在該第—孔内，其中 霄質上填充該孔；以及 第一引線，其沿該封裝基板的該第 置’並且被電連接到該第—通孔。 1〇_如％求項9的電子裝置，更包括·· 曰曰粒’其被連接到該封裝基板’其中該^ 焊墊；以及 一電連接’其在該焊墊與該電鍍導體之間。 151260.doc 該電鍍材科 —主表面放 粒包括一
TW099135810A 2009-11-13 2010-10-20 Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same TW201125053A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MYPI20094817 2009-11-13

Publications (1)

Publication Number Publication Date
TW201125053A true TW201125053A (en) 2011-07-16

Family

ID=43999333

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099135810A TW201125053A (en) 2009-11-13 2010-10-20 Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same

Country Status (3)

Country Link
US (1) US20110115069A1 (zh)
CN (1) CN102064114A (zh)
TW (1) TW201125053A (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200836315A (en) * 2007-02-16 2008-09-01 Richtek Techohnology Corp Electronic package structure and method thereof
CN102683315B (zh) * 2011-11-30 2015-04-29 江苏长电科技股份有限公司 滚镀四面无引脚封装结构及其制造方法
US9576932B2 (en) * 2013-03-09 2017-02-21 Adventive Ipbank Universal surface-mount semiconductor package
US9576884B2 (en) 2013-03-09 2017-02-21 Adventive Ipbank Low profile leaded semiconductor package
US11469205B2 (en) 2013-03-09 2022-10-11 Adventive International Ltd. Universal surface-mount semiconductor package
US9620439B2 (en) 2013-03-09 2017-04-11 Adventive Ipbank Low-profile footed power package
CN103456645B (zh) * 2013-08-06 2016-06-01 江阴芯智联电子科技有限公司 先蚀后封三维系统级芯片正装堆叠封装结构及工艺方法
CN103400771B (zh) * 2013-08-06 2016-06-29 江阴芯智联电子科技有限公司 先蚀后封芯片倒装三维系统级金属线路板结构及工艺方法
CN103413766B (zh) * 2013-08-06 2016-08-10 江阴芯智联电子科技有限公司 先蚀后封芯片正装三维系统级金属线路板结构及工艺方法
KR101706825B1 (ko) 2014-11-13 2017-02-27 앰코 테크놀로지 코리아 주식회사 반도체 패키지
MY186501A (en) * 2015-07-10 2021-07-22 Richard K Williams Universal surface-mount semiconductor package

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
US6057175A (en) * 1997-12-04 2000-05-02 Medtronic, Inc. Method of making encapsulated package
JP2000012745A (ja) * 1998-06-24 2000-01-14 Nec Corp 半導体パッケージおよびその製造方法
US7345350B2 (en) * 2003-09-23 2008-03-18 Micron Technology, Inc. Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
TWI372413B (en) * 2004-09-24 2012-09-11 Semiconductor Energy Lab Semiconductor device and method for manufacturing the same, and electric appliance
KR100688768B1 (ko) * 2004-12-30 2007-03-02 삼성전기주식회사 칩 내장형 인쇄회로기판 및 그 제조 방법
US7858440B2 (en) * 2007-09-21 2010-12-28 Infineon Technologies Ag Stacked semiconductor chips

Also Published As

Publication number Publication date
US20110115069A1 (en) 2011-05-19
CN102064114A (zh) 2011-05-18

Similar Documents

Publication Publication Date Title
TW201125053A (en) Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same
US6562647B2 (en) Chip scale surface mount package for semiconductor device and process of fabricating the same
US6316287B1 (en) Chip scale surface mount packages for semiconductor device and process of fabricating the same
CN103515260B (zh) 封装内封装及其形成方法
US8283758B2 (en) Microelectronic packages with enhanced heat dissipation and methods of manufacturing
US10325834B2 (en) Semiconductor packages and methods of fabrication thereof
US7713785B1 (en) Surface mountable direct chip attach device and method including integral integrated circuit
US8916421B2 (en) Semiconductor device packaging having pre-encapsulation through via formation using lead frames with attached signal conduits
US6271060B1 (en) Process of fabricating a chip scale surface mount package for semiconductor device
US7838978B2 (en) Semiconductor device
TWI374527B (en) A semiconductor device and a method for manufacturing of the same
TWI440151B (zh) 使用薄晶粒和金屬基材之半導體晶粒封裝
US7589396B2 (en) Chip scale surface mount package for semiconductor device and process of fabricating the same
US7163841B2 (en) Method of manufacturing circuit device
US8642389B2 (en) Method of manufacturing a semiconductor device
TW200807683A (en) Three-dimensional stackable semiconductor package, matrix, and method of packaging
US10186458B2 (en) Component and method of manufacturing a component using an ultrathin carrier
US6576988B2 (en) Semiconductor package
US20240332143A1 (en) Hybrid quad flat no-leads (qfn) integrated circuit package
US20240096725A1 (en) Electronic devices and methods of manufacturing electronic devices
US20240006351A1 (en) Selective plating for packaged semiconductor devices
KR20240054186A (ko) 적층형 전도성 층들을 구비한 반도체 디바이스 및 관련 방법들
JP4597183B2 (ja) 半導体装置の製造方法
JP2008258552A (ja) 半導体チップ積層実装体の製造方法