TW200912649A - Computer memory system - Google Patents

Computer memory system Download PDF

Info

Publication number
TW200912649A
TW200912649A TW096134209A TW96134209A TW200912649A TW 200912649 A TW200912649 A TW 200912649A TW 096134209 A TW096134209 A TW 096134209A TW 96134209 A TW96134209 A TW 96134209A TW 200912649 A TW200912649 A TW 200912649A
Authority
TW
Taiwan
Prior art keywords
storage unit
storage
unit
data
main
Prior art date
Application number
TW096134209A
Other languages
Chinese (zh)
Inventor
He Huang
Original Assignee
Memoright Memoritech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memoright Memoritech Corp filed Critical Memoright Memoritech Corp
Publication of TW200912649A publication Critical patent/TW200912649A/en

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

The invention publicizes a computer storage system, including: cache module, main memory module, Disk module, its features is, above-storage system includes: sub-storage unit; Sub-storage unit is used to access dynamically the common data under Disk module, main memory modules referred to the use of the dynamic storage of the common data in secondary storage module, cache module described is used to dynamically storage the data in main memory module; The system reads data in accordance with the priority of descending of cache, main memory modules, secondary storage modules, Disk modules order.; Use of this invention can improve the performance and speed of the storage system, settle the contradiction of the main unit's capacity and speed in the existing technology, and the use of secondary storage module in the invention such as storing operating system by nonvolatile storage medium, improves the efficiency of the operating system to read, but the sub-units is low-cost storage.

Description

200912649 九、發明說明: 【發明所屬之技術領域】 特別是指一種分級式 本發明是有關於一種儲存系統 電腦儲存系統。 【先前技術】 -般來講,分級式電腦的儲存設備—般包括如 示的快取記憶體單元、主存單元和外存單元三級結構斤 中快取記憶體單元主要指CPU的u快取記㈣、^ Μ 記憶體,對於高階電腦還設有L3快取記憶體,主存單元 Main Mem〇ry )就是常說的記憶體單元,外存^元 (Auxmary Memory)一般包括其他週邊儲存設備。根據= 統計,在90%的時間内CPU只對1G%的儲存内容進行讀取 ’爲了提高速度,增加容量,降低成本,目前各類電腦中 都廣泛採用夕層次§己憶體結構,@時儲存體系中各層次之 間的資料傳輪的管理也是分層進行的。在這種分層結構下 ,儲存設備-般分爲三級,即快取記憶體單元、主存單元 、外存單元’纟CPU搜尋的優先順序別依次降低。同時, 讀存㈣的讀取速度與價格也是依次降低,儲存容量則 又人升问,資料傳輸一般分爲兩級,即快取記憶體單元與 主存皁兀之間,以及主存單元與外存單元之間。快取記憶 體單元的作用主要是爲了配合CPU的高速運算,供CPU暫 存指令和轉,其卫作頻㈣CPU同頻或者是分頻現在 市面抓行的pc中的快取記憶體單元頻率一般都是2GHz以 上儲存合量很小一般最大只有幾個MByte,價格昂貴; 200912649 主存單元其主要作用是用來存放電腦正在執行的或經常使 用的程式和資料,CPU可以直接對它進行讀取,其頻率比 快取記憶體單元低一些’現在的配置—般是 1GHz之間’其儲存容量相對比快取記憶體 〜八’ _般有 幾百MByte到1 GByte,價格相對快取記憶體單元比較低 些,但是也比較昂貴的;外存單元其主要目的是用量 的資料儲存,其頻率一般很低,儲存容量很大,價格相 也很低廉。 、 隨著電腦軟硬體技術的不斷發展,CPU的處理速产越 來越快’冑資料量的要求也越來越大’同時外存單元儲= 設備容量也逐漸增大,因此對主存單元的速度以及儲存: 量的要求也越來越高。但是,大容量的主存單元也是不= 際的’首S,主存單元的價格相對也是非常昂貴的其次 ’大谷量主存單元對技術的要求很高,很難實現。因此現 有技術中出現了兩種解決這個問題的辦法:虛擬 和擴展主存單元。 70 虛擬主存單元來實現主存單元的儲存容量,這種 方法一般應用在硬碟作爲外存單元的情況,將硬碟切 -塊區域’作爲虛擬主存單元區,把—些不常用的資料放 在這裏。但是,—般硬碟的介面頻率比較低,速度很慢, 一般介面資料傳輸率只能達到!嶋左右特別是在 隨機讀取過程中,速率會更慢, —♦ 虛擬主存單元中的資料寺 田 子早兀而要讀寫 貝枓寺,對硬碟的讀寫就會成爲儲 統的瓶頸。這種儲在社娃· mi ^種储存結構,外存單元中如硬碟需要擔任多 200912649 則色,當主存單元需要维護的資料量超出它的儲存容量 蚧’系統的處理方法是把主存單元卜部分不常用的 硬碟的!擬主存㈣’換句話說,也就是把硬 碟田作部分主存早元來伯用;士主 a 术便用思時,硬碟既是外存單元又 是主存單元的擴展’然而,硬碟資料傳輸率一般只能達到 ^MByte/s左右,當主存單元需要用到虛擬主存單元 貧料時’就需要到硬碟中讀取,然後再傳'给CPU,這個過 程中硬碟的介面速率會成爲整個儲存系統的瓶頸,整 輸的速率會因此而降低,特別是在需要對硬碟進行隨機讀 寫情況下,資料傳輸率會降到只有幾個,這將 大降低CPU的利用率,白白浪費报多時間。因此這種方法 雖然從原理上適當的增加了主存單元儲存容量,但是复代 價是犧牲了主存單元到快取記憶體單元的傳輸速率’降低 了 CPU的利用率。 - 擴展主存早π主要是將外接快閃記憶體作爲主存單元 =另一個儲存空間’以擴展主存單元的容量。例如最近微 軟發布的新一代作業系統Vista中,有一項新的功能,200912649 IX. Description of the invention: [Technical field to which the invention pertains] In particular, a hierarchical type The present invention relates to a storage system computer storage system. [Prior Art] - Generally speaking, the storage device of the hierarchical computer generally includes the cache memory unit, the main memory unit and the external storage unit as shown in the figure. The cache memory unit mainly refers to the CPU. Take memory (4), ^ Μ memory, L3 cache memory for high-end computers, main memory unit Main Mem〇ry) is often said memory unit, Auxmary Memory (Auxmary Memory) generally includes other peripheral storage device. According to the statistics, the CPU only reads 1G% of the stored content in 90% of the time. 'In order to increase the speed, increase the capacity, and reduce the cost, the current level is widely used in all kinds of computers. The management of data transfer between levels in the storage system is also carried out hierarchically. In this hierarchical structure, the storage devices are generally divided into three levels, that is, the cache memory unit, the main memory unit, and the external memory unit' 纟 CPU search priority order is sequentially lowered. At the same time, the reading speed and price of the reading (four) are also reduced in turn, and the storage capacity is increased. The data transmission is generally divided into two levels, namely, between the cache memory unit and the main storage sapon, and the main storage unit and Between external storage units. The function of the cache memory unit is mainly to cooperate with the high-speed operation of the CPU, for the CPU to temporarily store the command and the turn, and the frequency of the servo (four) CPU co-frequency or the frequency division of the cache memory in the PC that is currently captured by the market. The storage sum of 2GHz or above is very small, generally only a few MByte, and the price is expensive. The main function of the main memory unit is to store the programs and data that the computer is executing or frequently used. The CPU can directly read it. The frequency is lower than the cache memory unit. 'The current configuration is generally between 1GHz.' Its storage capacity is comparable to the cache memory ~ eight' _ like a few hundred MByte to 1 GByte, the price is relatively fast memory. The unit is relatively low, but it is also relatively expensive; the main purpose of the external storage unit is the amount of data stored, the frequency is generally low, the storage capacity is large, and the price is also very low. With the continuous development of computer software and hardware technology, the processing speed of CPU is getting faster and faster. 'The demand for data volume is getting bigger and bigger'. At the same time, the external storage unit storage device capacity is gradually increasing, so the main memory The speed of the unit and the storage: the quantity requirements are also getting higher and higher. However, the large-capacity main memory unit is also the first S, and the price of the main memory unit is relatively expensive. Secondly, the large-area main memory unit has high technical requirements and is difficult to implement. So there are two ways to solve this problem in the prior art: virtual and extended main memory units. 70 virtual main memory unit to achieve the storage capacity of the main memory unit, this method is generally applied to the case of a hard disk as an external storage unit, the hard disk cut-block area 'as a virtual main memory unit area, put some less commonly used The information is here. However, the interface frequency of the hard disk is relatively low, the speed is very slow, and the general interface data transmission rate can only be reached!嶋 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 特别 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机 随机. This kind of storage is stored in the storage structure of the baby, and the external storage unit, such as the hard disk, needs to hold more than 200912649 colors. When the amount of data that the main storage unit needs to maintain exceeds its storage capacity, the system's processing method is The main memory unit is part of the hard drive that is not commonly used! The main memory (4) In other words, the hard disk field is partially stored in the early morning. When the master uses a thought, the hard disk is both an external storage unit and an expansion of the main storage unit. The data transfer rate of hard disk can only reach about ^MByte/s. When the main memory unit needs to use the virtual main memory unit, it needs to read to the hard disk and then pass it to the CPU. This process is hard. The interface rate of the disc will become the bottleneck of the entire storage system, and the rate of the whole transmission will be reduced. Especially in the case of random read and write of the hard disk, the data transmission rate will be reduced to only a few, which will greatly reduce the CPU. The utilization rate is wasted too much time. Therefore, although this method appropriately increases the storage capacity of the main memory unit in principle, the multi-generation price sacrifices the transmission rate of the main memory unit to the cache memory unit, which reduces the CPU utilization. - Extended main memory early π is mainly to use external flash memory as the main memory unit = another storage space ' to expand the capacity of the main memory unit. For example, in the latest generation of operating system Vista released by Microsoft, there is a new feature.

Re吻B°°st加速系統性能,其主要是將外接快閃記憶體作 爲擴展主存單元,增加主存單元的容量。這麼做雖然可以 Μ主存單元的容量ϋ程度上增加系統主存單元, 但是’ Vma系統是通過外接USB介面的快閃記憶體來實現 此-目,’ USB的介面速率很低’只有48〇Mbps,遠遠低 =存單疋與CPU之間的資料傳輸率’因此,這種做法也 疋改口了主存單兀空間不夠用的狀況,而不能解決儲存 200912649 結構操作瓶頸的本質問題。 【發明内容】 因此,本發明之目的,即在提供一種有效地解決對主 存單元速度和容量要求的技術瓶頸的儲存系統。 於是’本發明儲存系統’是應用於一電腦,包括一快 取記憶體單元、一主存單元、一外存單元及一次級儲存單 元;所述次級儲存單元用於動態儲存所述外存單元中的常 用資料,所述主存單元用於動態儲存所述次級儲存單元中 的常用資料,所述快取記憶體單元用於動態儲存所述主存 單元中的常用資料;所述儲存系統讀取資料的優先順序由 高至低依序為所述快取記憶體單元、所述主存單元、所述 次級儲存單元、所述外存單元。 較佳的,所述儲存系統按照所述快取記憶體單元、所 述主存單元、所述次級儲存單元、所述外存單元的優先順 序由高至低進行定址,所述快取記憶體單元、所述主存單 元中儲存的資料直接被系統讀取,所述次級儲存單元、所 述外存單元中儲存的資料轉傳到主存單元被儲存系統間接 讀取。 較佳的,所述外存單元中儲存的資料轉傳到所述主存 單元的同時,該資料被轉傳到所述次級儲存單元進行動態 儲存;所述次級儲存單元中儲存的資料轉傳到所述主存單 元的同時’所述主存單元將動態儲存該資料。 較佳的,所述次級儲存單元中還動態儲存主存單元中 被刪除的不常用資料。 200912649 較佳的,所述次級儲存單元採用非揮發性儲存介質, 其儲存的資料資訊還包括電腦的作業系統。 較佳的,所述的次級儲存單元連接在一電腦系統的南 橋晶片或北橋晶片上。 較佳的,所述的次級儲存單元包括:一設備介面、一 控制器模組和一儲存介質’所述設備介面與所述南橋晶片 或北橋晶片相連’所述控制器模組接收所述設備介面發來 的控制信號並對所述儲存介質進行控制,且向所述設備介 面回傳所述儲存介質的中斷信號。 較佳的,所述的次級儲存單元通過PCI Express介面、 SCSI介面、PCI介面或者PCI-Χ介面中任一種介面連接在 所述南橋晶片上。 較佳的,所述的次級儲存單元通過PCI Express介面連 接在電腦系統的北橋晶片上。 較佳的,所述的次級儲存單元還作爲一顯示卡的輔助 儲存單元。 本發明之功效在於: 1 ·採用四層的儲存單元比現在的儲存系統相比多了次 級儲存單元這-層,外存單元的1G%左右的常用資料放在 次級儲存單元中,次級儲存單元@ 1G%左右的常用資料放 在主存單元中,主存單元的1Λ。/备m * D 的10/〇常用資料放在快取記憶體 單元中。由於次級儲存單元作这 作為一個獨立的設備,用來存 放外存單元的常用資料,1介 ”"面貝料傳輸率較外存單元快 ,讀寫速率也較外存單元的讀宜 1罵速率快,特別是在隨機讀 200912649 寫情况下’會遠遠大於外存單元相同情況下的資料傳輸率 在這種儲存系統之下,當主存單元在讀取次級儲存單元 中的資料時’效率將會遠大於習知系統下的效率,大幅度 ^局了 CPU的使用率,同時,主存單元中的大部分内容可 以放在次級儲存單元中可以節約很多寶貴的主存單元空 間。因此這種新的儲存系統能把儲存設備的功能劃分得更 凊晰,有助於提高整個儲存系統的性能和速度,解決現有 技術中主存單元的容量和速度的矛盾問題。 2 .增加的次級儲存單元採用非揮發性儲存介質,能在 ^掉電源的情況下保存部分主存單元需要保留的資訊,同 時,由於其非揮發性特性可以劃分部分空間把作業系統放 在攻裏,這樣既可以提高作業系統讀取的效率,又可以把 外存單元的角色變爲一個可插拔的移動儲存裝置。 3.在成本上由於次級儲存單元的價格遠遠低於主存單 W貝格,擁有與外存單元差不多的價格,因此各級儲存單 元的容量可以依需要設置成合適的比例,以提高儲存 的讀寫速率。 【實施方式】 有關本發明之前述及其他技術内容、特點與功效 以下配合參考圖式之—個較佳實_的詳細制中, 清楚的呈現。 ^ 村个赞咧储存系統的層次 圃 μ -人不恩圖,由上 下,存取的速度逐漸降低,館存容量逐漸升高,價格逐漸 降低。其中,咖的U快取記憶體和取記憶體都屬 10 200912649 於快取s£>憶體單元,是整彳g & 要用來…頻二最:的,其主 科保存於此,·主存單元其結構層次僅次於快取記择體單元 低CPU進行資料或者控制指令的傳輪,速度略 ,於快二記憶體單元’·次級館存單元位於主存單元與外存 :二間,主要作用在於儲存外存單元中的常用資料,它 的存在一方面可以爲主存單元節省儲存空間另—方面, 2以提高整個儲存系統資料讀寫的速率,提 Γ,同時,不再讓外存單元充當擴展主存單元的角色 =地::夫了館存系統中主存單元容量不足的問 末看,整個館存系統的運作方式可以歸納爲:外存單元中 的跳左右的常用資料存放於次級儲存單元次級儲存翠 凡中的抓左右的常用資料存放於主存單元,主存單元中 的10%左右常用資料存放於快取記憶體單元。 如二3所示爲本發明儲存系統的較佳實施例的架構示 =,現在的晶片組結構匯流排上只有南橋晶片4和北橋 3曰曰片3社般不再把其他的外設介面接入匯流排。北橋晶片 的;構相對簡單,主要接有中央處理器1,其是整個PC 的運鼻和控制中心,用來控制整個PC的操作,π U快取 =體^内建在CPU晶片内,L2快取記憶體有—些薇商做 ,内建在CPU内,也有一些是外接於cpu;其次,主存 的主要作用是提供CPU資料,當用戶發出_次操作 叫求’ CPU百先會在快取記憶體單元和主存單元5中尋找 目標資料,如果不能找到,才㈣週邊料設備中搜尋, 11 200912649 I找到資料時,"^把資料讀到主存單元5巾,然後由主存 向CPU提供資料,主存單元5的主要目的就是爲了 历效地緩衝週邊儲存設備在資料傳輸過程中產生的速度瓶 減V CPU在操作中的等待時間,從而提高cpu的利用 。,還有顯示卡介面6的主要作用是爲顯示卡提供介面, 如果是外接液晶螢幕或者數位顯示器則爲dv〇介面,或者 用局速PCIExpress 16倍速介面做爲外接顯示卡的介面。南 橋^片4的外接結構相比之下要複雜—些很多外接介面 都是設在南橋晶片4,其中包括刪介面72,常用硬碟的 A "面71或者SATA介面、Ethernet介面73、PCI介面 74或者pCI_X或者pci Express介面等等。 次級儲存單元2可以外接在南橋晶片4上,也可以外 接^北橋晶片3上(如圖3所示)。次級儲存單元2外接在南 橋晶片4上時,次級儲存單元2可以通過pci 介面 SCSI介面、PCI介面或者pcix介面十任—種介面連接 在南橋日日片4 Λ。當次級儲存單元2外接在北橋晶片3時 則通過PCI Express介面連接。次級儲存單元2通過pciRe kiss B°°st accelerates system performance, which mainly uses external flash memory as an extended main memory unit to increase the capacity of the main memory unit. Although this can increase the capacity of the main memory unit to a large extent, the system main memory unit, but the 'Vma system is realized by the external USB interface flash memory, 'USB interface rate is very low' only 48〇 Mbps, far lower = data transfer rate between the depositor and the CPU'. Therefore, this method also falsifies the situation that the main memory space is not enough, and cannot solve the essential problem of storing the 200912649 structure operation bottleneck. SUMMARY OF THE INVENTION Accordingly, it is an object of the present invention to provide a storage system that effectively addresses the technical bottlenecks required for the speed and capacity of the main memory unit. Thus, the storage system of the present invention is applied to a computer, including a cache memory unit, a main memory unit, an external storage unit, and a primary storage unit; the secondary storage unit is configured to dynamically store the external storage. Commonly used data in the unit, the main memory unit is configured to dynamically store common data in the secondary storage unit, and the cache memory unit is configured to dynamically store common data in the main storage unit; The priority order of the data read by the system is, in descending order, the cache memory unit, the main memory unit, the secondary storage unit, and the external storage unit. Preferably, the storage system is addressed from high to low according to a priority order of the cache memory unit, the main storage unit, the secondary storage unit, and the external storage unit, the cache memory. The data stored in the body unit and the main memory unit is directly read by the system, and the data stored in the secondary storage unit and the external storage unit is transferred to the main storage unit and indirectly read by the storage system. Preferably, the data stored in the external storage unit is transferred to the main storage unit, and the data is transferred to the secondary storage unit for dynamic storage; the data stored in the secondary storage unit Transferring to the main memory unit while the main memory unit will dynamically store the data. Preferably, the secondary storage unit also dynamically stores the infrequently deleted data in the main storage unit. Preferably, the secondary storage unit uses a non-volatile storage medium, and the stored information includes a computer operating system. Preferably, the secondary storage unit is coupled to a south bridge wafer or a north bridge wafer of a computer system. Preferably, the secondary storage unit includes: a device interface, a controller module, and a storage medium, wherein the device interface is connected to the south bridge wafer or the north bridge wafer. A control signal sent from the device interface controls the storage medium, and returns an interrupt signal of the storage medium to the device interface. Preferably, the secondary storage unit is connected to the south bridge chip through any one of a PCI Express interface, a SCSI interface, a PCI interface or a PCI-Χ interface. Preferably, the secondary storage unit is connected to the north bridge of the computer system via a PCI Express interface. Preferably, the secondary storage unit also functions as an auxiliary storage unit for the display card. The effect of the invention is as follows: 1) The storage unit with four layers has more secondary storage unit than the current storage system, and the common data of about 1G% of the external storage unit is placed in the secondary storage unit. The common data of the level storage unit @1G% is placed in the main memory unit, and the main memory unit is 1Λ. / / m * D 10 / 〇 common data in the cache memory unit. Since the secondary storage unit is used as a separate device to store the common data of the external storage unit, the transmission rate of the surface is higher than that of the external storage unit, and the reading and writing rate is better than that of the external storage unit. 1骂 rate is fast, especially in the case of random reading 200912649 writes, 'will be far greater than the data transfer rate under the same conditions of the external storage unit under this storage system, when the main memory unit is reading the secondary storage unit When the data is used, the efficiency will be much larger than that of the conventional system, and the CPU usage will be greatly improved. At the same time, most of the contents of the main memory unit can be placed in the secondary storage unit, which can save a lot of valuable main memory. Unit space. Therefore, this new storage system can divide the functions of the storage device more clearly, which helps to improve the performance and speed of the entire storage system, and solves the contradiction between the capacity and speed of the main storage unit in the prior art. The added secondary storage unit uses a non-volatile storage medium, which can save the information that some main storage units need to retain in the case of power supply, and at the same time, because of its non-volatile Sex can divide part of the space to put the operating system on the attack, which can improve the efficiency of the reading of the operating system, and can change the role of the external storage unit into a pluggable mobile storage device. The price of the storage unit is much lower than that of the main storage list, and it has the same price as the external storage unit. Therefore, the capacity of each storage unit can be set to an appropriate ratio as needed to increase the storage read/write rate. The above-mentioned and other technical contents, features and effects of the present invention are clearly presented in the detailed system of the preferred embodiment with reference to the following drawings. ^ Village 咧 咧 storage system hierarchy - μ - people do not Entu, from the top to the bottom, the speed of access gradually decreases, the library capacity gradually increases, and the price gradually decreases. Among them, the U cache memory and the memory are both 10 200912649 on the cache s£> Unit, is the whole g & to be used ... frequency two most: its main subject is stored here, · the main memory unit its structure level is second only to the cache memory unit low CPU for data or control instructions Passing the wheel, the speed is slightly, in the fast two memory unit'·The secondary library storage unit is located in the main storage unit and the external storage: two, the main function is to store the commonly used materials in the external storage unit, its existence can be mainly Storage unit saves storage space. In other aspects, 2 to improve the reading and writing rate of the entire storage system, and at the same time, no longer let the external storage unit act as an extended main storage unit. When the storage unit capacity is insufficient, the operation mode of the entire library system can be summarized as follows: the common data of the left and right jumps in the external storage unit are stored in the secondary storage unit. The main memory unit, about 10% of the commonly used data in the main memory unit is stored in the cache memory unit. As shown in FIG. 3, the architecture of the preferred embodiment of the storage system of the present invention is shown on the current bus group structure bus. Only the South Bridge Chip 4 and the North Bridge 3 Chips 3 will no longer connect other peripheral interfaces to the bus. Northbridge chip; relatively simple structure, mainly connected to the central processor 1, which is the nose and control center of the entire PC, used to control the operation of the entire PC, π U cache = body ^ built in the CPU chip, L2 Cache memory has - some Wei business, built in the CPU, and some are external to the cpu; Second, the main role of the main memory is to provide CPU data, when the user sends _ times called "CPU first will be in The cache memory unit and the main memory unit 5 are searched for target data. If they cannot be found, they are searched for (4) peripheral equipment. When 11 200912649 I finds the information, "^ reads the data to the main storage unit 5, then by the main The main purpose of the main memory unit 5 is to effectively buffer the speed bottle generated by the peripheral storage device during the data transmission process and reduce the waiting time of the V CPU in operation, thereby improving the utilization of the CPU. The main function of the display card interface 6 is to provide an interface for the display card. If it is an external LCD screen or a digital display, it is a dv interface, or a desktop PCI Express 16-speed interface is used as an interface for an external display card. The external structure of the South Bridge ^ 4 is complicated compared to the other - many external interfaces are located in the South Bridge chip 4, including the interface 72, commonly used hard disk A " face 71 or SATA interface, Ethernet interface 73, PCI Interface 74 or pCI_X or pci Express interface and so on. The secondary storage unit 2 can be externally connected to the south bridge wafer 4 or externally to the north bridge wafer 3 (as shown in Fig. 3). When the secondary storage unit 2 is externally connected to the south bridge chip 4, the secondary storage unit 2 can be connected to the south bridge by means of a pci interface SCSI interface, a PCI interface or a pcix interface. When the secondary storage unit 2 is externally connected to the north bridge chip 3, it is connected through the PCI Express interface. Secondary storage unit 2 via pci

Express "面連接在北橋晶片3時,還可以作爲顯示卡的輔 助儲存單元。 如圖4所示爲本發明儲存系統的各儲存單元分級處理 的流程圖’從圖中可以看到,cpu接收到讀取資料的指令 時首先對優先順序最高的快取記憶體單元定址,判斷 貢料是否暫存在這裏’如果可以找到資料’則讀取資料, 然後對資料進行處理’最後發出訊息,結束操作;如果在 12 200912649 快取記憶體單元沒有找到資料,CPU會對優先順序緊接其 後的主存單元定址,判斷資料是否暫存在這裏,如果能夠 找到’則讀取資料’同時把資料讀入快取記憶體單元,作 爲近期操作過的資料,根據演算法把快取記憶體單元中_ 部,不常用資料刪除放入主存單元,然後對資料進行處理 ,最後操作結束發出訊息;如果在主存單元中找不到資料 ’則對優先順序其次的次級儲存單元定址,料是否 在這裏,如果能夠找到,則先把資料讀進主存單元,然後 由主存單元傳、給CPU,同時在主存單元中標示爲近期操作 過的資料’如果主存單元空間不夠,則需要根據演算法刪 除4勿不常用的資料儲存在次級儲存單元巾狹後對資 料進行處理,同時發出訊息,結束操作;接下來’,、如果在 Μ上三個儲存設備定址都沒有能夠找到資料,則按照優先 壙序別對其他週邊儲存設備(即外存單元)依次定址,直 到找到資料’把資料讀入主存單元,由主存單元傳給cpu 次同時需要把數據傳給:欠級儲存單元標*爲近期操作過的 貝料n *、、、後CPU對資料進行處理,同時發出訊息,結束操 最後★果在其他週邊儲存設備中也不能夠找到資料 則向CPU回傳找不到目標資料的訊息然後,由cpu發 出不能找到目標資料的訊息,同時,結束操作。在CPU定 址讀取資料的過程中,快取記憶體單元的優先順序為最高 '、人疋主存單π设備’再來是次級儲存單元,最後才是 、匕的週邊儲存設備(即外存單元)。 如圖5所不爲次級儲存單元的架構示意圖,次級儲存 13 200912649 單元2包括—設備介面21、—控制器模組22和-儲存介質 23’設備介面21才采用高速介面,當其與南橋晶片相連時, 採用PCI Express介面、SCSI介面、PCI介面或者pci_x介 面中任一種介面;當其與北橋晶片相連時,採用⑽ EXP咖纟面。設備介面21的資料傳輸率較—般現有週邊儲 存設備為快。控制器模組22包括一介面控制器a及—儲 存介質控制器222,介面控制器221 $ _ (微處理單元 )和—ware (勒體)構成。儲存介質控制器如的主要 作用是根據介面控制器221發來的指令對儲存介質Μ :制,同時,根據儲存介質23的狀態產生中斷㈣ 面控制器221。而儲存介質23是採用非揮發性儲存介質。 即供電消失時,1健六μ 1丨 ( -館存的-貝料不會跟著消失),其主要 疋儲存貝料,其儲存的資料資訊可以包括電腦的作業系統 中二所示爲本發明儲存系統資料傳輸的示意圖,圖 中只線㈣爲CPU對各儲存設備的控㈣令 爲各層錯存設備的資料流向。*線前頭 行宏桫i 卞^门田CPU對快取記憶體單元進 令時如果可以找到資料’則對快取記憶體單元發出指 單元取資料;如果不能找到目標資料,則對主存 資料,_朗,貞彳CPU肚存單元發“令,讀取 入二二"些資料也會被標示爲最近被操作過的,存 如如存w㈣料,則對 資科讀入=:址,如果找到icpu向其發出指令,將 ^ ’再由主存單元將資料讀A CPU,·如果 14 200912649 次級儲存單元*能找到資料,則對外存單元定址,如果找 f則CPU向其發出指令,將資料讀入主存單元同時, 這些資料將被標*爲最近操作過,存人次級儲存單元,然 後,主存單元把資料傳給CPU。此外主存單元中不常用: 貧料還可以被動‘㈣整“顿料單元巾,次級儲存單 7L中的不常用資料被動態調整存入外存單元中。 /宗上所述’本發明純m多增設了次級儲存單元 丄當主存單元在讀取次級儲存單元中的資料時,效率將會 通大於習知系統下的效率,大幅度提高了 CPU的使用率, 同時’主存單元中的大部分内容可以放在次級儲存單元中 ’可以節約很多寶貴的主存單元m因此這種新的儲存 系統能把儲存設備的功能劃分得更清晰,有助於提高整個 儲存系統的性能和速度,解決現有技術中主存單元的容量 和速度的矛盾問題;料4於次級儲存單元採用非揮發 性儲存介質,能在關掉電源的情況下保存部分主存單元需 2保留的資訊,同時,由於其非揮發性特性可以劃分部分 工間把作業系統放在這裏,這樣既可以提高作業系統讀取 的效率,又可以把外存單元的角色變爲一個可插拔的移動 ,存裝置;再者’由於次級儲存單元的價格遠遠低於主存 單元價格,因此可以降地成本,故確實能達成本發明之目 的。 准以上所述者,僅為本發明之較佳實施例而已,當不 月b以此限疋本發明實施之範圍,即大凡依本發明申請專利 範圍及發明說明内容所作之簡單的等效變化與修飾,皆仍 15 200912649 屬本發明專利涵蓋之範圍内。 【圖式簡單說明】 圖1是習知分級式電腦儲存系統的階層示意圖; 圖2是本發明儲存系統的階層示意圖; 圖3是本發明儲存系統的一較佳實施例設於一電腦的 架構示意圖; 圖4是本發明儲存系統各儲存單元分級處理的流程圖 , 圖5是本發明儲存系統的次級儲存單元的架構示意圖 :及 圖6是本發明儲存系統的資料傳輸流向示意圖。 16 200912649 【主要元件符號說明】 1 中央處理器 4 南橋晶片 2 次級儲存單元 5 主存單元 21 設備介面 6 顯示卡介面 22 控制器模組 71 ΑΤΑ介面 221 介面控制器 72 USB介面 222 儲存介質控制器 73 Ethernet 介面 23 儲存介質 74 PCI介面 3 北橋晶片 17When the Express " face is connected to the North Bridge chip 3, it can also be used as an auxiliary storage unit for the display card. FIG. 4 is a flow chart showing the hierarchical processing of each storage unit of the storage system of the present invention. As can be seen from the figure, when the CPU receives the instruction to read the data, the CPU first addresses the cached memory unit with the highest priority. Whether the tribute temporarily exists here 'If you can find the data', then read the data, and then process the data', and finally send a message to end the operation; if the memory unit does not find the data in the 12 200912649 cache, the CPU will follow the priority order. The main memory unit is then addressed to determine whether the data is temporarily stored here. If it can find 'read the data' and read the data into the cache memory unit, as the recently operated data, the cache memory according to the algorithm. In the unit _ part, the unused data is deleted into the main memory unit, and then the data is processed, and the last operation ends the message; if the data is not found in the main memory unit, the secondary storage unit of the priority order is addressed. Whether the material is here, if it can be found, the data is first read into the main memory unit, and then transmitted to the CPU by the main memory unit. At the same time, it is marked as the recently operated data in the main memory unit. If there is not enough space in the main memory unit, it needs to be deleted according to the algorithm. 4 The data that is not commonly used is stored in the secondary storage unit, and the data is processed and the message is sent. , the end of the operation; then, ', if the three storage devices are not able to find the data on the site, then the other peripheral storage devices (ie, the external storage unit) are sequentially addressed in order of priority until the data is found. Read into the main memory unit, from the main memory unit to the cpu time and need to transfer the data to: the underlying storage unit mark * is the recently operated bedding material n *,, after the CPU processes the data, and sends a message, End of the operation ★ If you can't find the data in other peripheral storage devices, you can return the message that the target data cannot be found back to the CPU. Then, the cpu sends a message that the target data cannot be found, and ends the operation. In the process of CPU address reading data, the priority order of the cache memory unit is the highest ', the person's main memory list π device' is the secondary storage unit, and finally, the peripheral storage device of the ( (ie, outside Storage unit). As shown in FIG. 5, the architecture of the secondary storage unit is not shown. The secondary storage 13 200912649 unit 2 includes a device interface 21, a controller module 22, and a storage medium 23'. The device interface 21 uses a high speed interface. When the south bridge chip is connected, it adopts any interface of PCI Express interface, SCSI interface, PCI interface or pci_x interface; when it is connected with the north bridge chip, it adopts (10) EXP coffee machine. The data transfer rate of the device interface 21 is faster than that of the existing peripheral storage devices. The controller module 22 includes an interface controller a and a storage medium controller 222, an interface controller 221 $ _ (micro processing unit) and a -ware (lem). The main function of the storage medium controller is to make a storage medium according to an instruction sent from the interface controller 221, and at the same time, generate an interrupt (four) surface controller 221 according to the state of the storage medium 23. The storage medium 23 is a non-volatile storage medium. That is, when the power supply disappears, 1 health six μ 1 丨 (the library-bean material will not disappear), the main 疋 storage of the material, the stored data information can include the computer operating system shown in Figure 2 is the invention Schematic diagram of data transmission of the storage system. In the figure, only the line (4) is the CPU's control of each storage device (4), which is the data flow of the faulty devices of each layer. *In front of the line, the macro 桫i 卞^Mentian CPU can find the data when the memory unit is ordered, then the data is sent to the cache memory unit; if the target data cannot be found, the main data is _ Lang, 贞彳 CPU memory unit issued "order, read into two two" "some of the information will also be marked as recently operated, if stored as w (four) material, then read the code =: address, If the icpu is found to issue an instruction to it, ^' will read the data from the main memory unit to the A CPU. If 14 200912649 secondary storage unit * can find the data, the external storage unit is addressed. If f is found, the CPU issues an instruction to it. At the same time, the data will be read into the main storage unit, and the data will be marked as the most recent operation, and the secondary storage unit will be stored. Then, the main storage unit will transmit the data to the CPU. In addition, the main storage unit is not commonly used: Passive '(four) whole "materials", the infrequently used data in the secondary storage list 7L is dynamically adjusted and stored in the external storage unit. / Zong Shang said, 'The invention has more than one secondary storage unit. When the main storage unit reads the data in the secondary storage unit, the efficiency will be greater than that under the conventional system, and the efficiency is greatly improved. CPU usage, and 'most of the main memory unit can be placed in the secondary storage unit' can save a lot of valuable main memory unit. Therefore, this new storage system can divide the function of the storage device more clearly. It helps to improve the performance and speed of the entire storage system, and solves the contradiction between the capacity and speed of the main storage unit in the prior art; the material 4 uses a non-volatile storage medium in the secondary storage unit, and can be turned off when the power is turned off. Save some of the main memory unit to retain 2 information, and because of its non-volatile characteristics, you can divide the part of the work room to put the operating system here, which can improve the efficiency of the operating system reading, but also the role of the external storage unit Become a pluggable mobile device, save the device; and because the price of the secondary storage unit is much lower than the price of the main storage unit, it can reduce the cost, so The object of the invention can be achieved. The above is only the preferred embodiment of the present invention, and is not limited to the scope of the present invention, that is, the simple equivalent change according to the scope of the invention and the description of the invention. And the modifications are still within the scope of the invention patent 15 200912649. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a hierarchical diagram of a conventional hierarchical computer storage system; FIG. 2 is a hierarchical diagram of a storage system of the present invention; FIG. 3 is a schematic diagram of a storage system according to a preferred embodiment of the present invention. 4 is a flow chart of the hierarchical processing of each storage unit of the storage system of the present invention, FIG. 5 is a schematic structural view of the secondary storage unit of the storage system of the present invention; and FIG. 6 is a schematic diagram of the data transmission flow direction of the storage system of the present invention. 16 200912649 [Main component symbol description] 1 CPU 4 Southbridge chip 2 Secondary storage unit 5 Main memory unit 21 Device interface 6 Display card interface 22 Controller module 71 ΑΤΑ interface 221 Interface controller 72 USB interface 222 Storage media control 73 Ethernet interface 23 Storage medium 74 PCI interface 3 Northbridge wafer 17

Claims (1)

200912649 十、申請專利範圍: 1 · 一種儲存系統’應用於一電腦,包含: 一快取記憶體單元; 一主存單元; 一外存單元;及 一次級儲存單元;所述次級儲存單元用於動態儲存 所述外存單元中的常用資料,所述主存單元用於動態儲 存所述次級儲存單元中的常用資料’所述快取記憶體單 元用於動態儲存所述主存單元中的常用資料;所述儲存 系統讀取資料的優先順序由高至低依序為所述快取記憶 體早元、所述主存單元、所述次級儲存單元'所述外存 單元。 2.依據申請專利範圍第1項所述之儲存系統,其中,所述 儲存系統按照所述快取記憶體單元、所述主存單元、所 述次級儲存單元、所述外存單元的優先順序由高至低進 行定址,所述快取記憶體單元、所述主存單元中儲存的 資料直接被系統讀取’所述次級儲存單元、所述外存單 •几中儲存的資料轉傳到主存單元被儲存系統間接讀取。 - 3.依據申請專利範圍第2項所述之儲存系統,其中,所述 外存單元中儲存的資料轉傳到所述主存單元的同時該 寊料被轉傳到所述次級儲存單元進行動態儲存;所述次 級儲存單元中儲存的資料轉傳到所述主存單元的同時, 所述主存單元將動態儲存該資料。 4.依據申請專利範圍第2項所述之儲存系統,其中,所述 18 200912649 次級儲存單元中還動態儲存所述主存單元中被刪除的不 常用資料。 5·依據申請專利範圍第1〜4項其中任一項所述之儲存系統 ’其中’所述次級儲存單元採用非揮發性儲存介質,其 儲存的資料資訊還包括一電腦的作業系統。 6 ·依據申請專利範圍第1〜4項其中任一項所述之儲存系統 ,其中,所述的次級儲存單元連接在一電腦系統的南橋 晶片或北橋晶片上。 7.依據申請專利範圍第6項所述之儲存系統,其中,所述 的次級儲存單元包括:一設備介面、一控制器模組和— 儲存介質,所述設備介面與所述南橋晶片或北橋晶片相 連’所述控制器模組接收所述設備介面發來的控制传號 並對所述儲存介質進行控制,且向所述設備介面回傳所 述儲存介質的中斷信號。 8 ·依據申請專利範圍第7項所述之儲存系統,其中,所述 的次級儲存單元通過PCI Express介面、SCSI介面、pci 介面或者PCI-X介面中任一種介面連接在所述南橋晶 上。 9.依據申請專利範圍第7項所述之儲存系統,其中,所述 的次級儲存單元通過pcI Express介面連接在電腦^ 的北橋晶片上。 & 10.依據申請專利範圍第9項所述之儲存系統,其中,… 的次級儲存單元還作爲一顯示卡的輔助儲存單元。 V 19200912649 X. Patent application scope: 1 · A storage system is applied to a computer, comprising: a cache memory unit; a main memory unit; an external storage unit; and a primary storage unit; Dynamically storing common data in the external storage unit, the main storage unit is configured to dynamically store common data in the secondary storage unit. The cache memory unit is configured to dynamically store the main storage unit. The common data of the storage system reads the data from high to low in order of the cache memory early element, the main storage unit, and the secondary storage unit 'the external storage unit. 2. The storage system according to claim 1, wherein the storage system has priority according to the cache memory unit, the main storage unit, the secondary storage unit, and the external storage unit. The sequence is addressed from high to low, and the data stored in the cache memory unit and the main storage unit is directly read by the system, and the data stored in the secondary storage unit and the external storage list are transferred. The main memory unit is read indirectly by the storage system. 3. The storage system of claim 2, wherein the data stored in the external storage unit is transferred to the primary storage unit and the data is transferred to the secondary storage unit Dynamic storage is performed; while the data stored in the secondary storage unit is transferred to the main storage unit, the main storage unit will dynamically store the data. 4. The storage system of claim 2, wherein the 18 200912649 secondary storage unit further dynamically stores the deleted inactive data in the main storage unit. 5. The storage system according to any one of claims 1 to 4, wherein the secondary storage unit uses a non-volatile storage medium, and the stored information includes a computer operating system. The storage system according to any one of claims 1 to 4, wherein the secondary storage unit is connected to a south bridge wafer or a north bridge wafer of a computer system. 7. The storage system of claim 6, wherein the secondary storage unit comprises: a device interface, a controller module, and a storage medium, the device interface and the south bridge wafer or The north bridge chip is connected to the controller module to receive a control signal sent by the device interface and control the storage medium, and return an interrupt signal of the storage medium to the device interface. The storage system of claim 7, wherein the secondary storage unit is connected to the south bridge through any one of a PCI Express interface, a SCSI interface, a pci interface, or a PCI-X interface. . 9. The storage system of claim 7, wherein the secondary storage unit is coupled to the north bridge wafer of the computer via a pcI Express interface. & 10. The storage system according to claim 9 wherein the secondary storage unit is also used as an auxiliary storage unit of the display card. V 19
TW096134209A 2007-02-12 2007-09-13 Computer memory system TW200912649A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2007100732921A CN101034375A (en) 2007-02-12 2007-02-12 Computer memory system

Publications (1)

Publication Number Publication Date
TW200912649A true TW200912649A (en) 2009-03-16

Family

ID=38730940

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096134209A TW200912649A (en) 2007-02-12 2007-09-13 Computer memory system

Country Status (2)

Country Link
CN (1) CN101034375A (en)
TW (1) TW200912649A (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI408553B (en) * 2008-05-16 2013-09-11 Sonix Technology Co Ltd A memory management system and a memory management method
US8205031B2 (en) 2008-08-19 2012-06-19 Sonix Technology Co., Ltd. Memory management system and method thereof
US8713267B2 (en) * 2009-01-23 2014-04-29 Lsi Corporation Method and system for dynamic storage tiering using allocate-on-write snapshots
JP2011165653A (en) * 2010-01-14 2011-08-25 Canon Inc Organic el element, and light-emitting apparatus using the same
CN103034538B (en) * 2012-12-24 2015-06-17 珠海拓普智能电气股份有限公司 Multi-level cache processing method of drive program in embedded type operation system
CN104461395A (en) * 2014-12-15 2015-03-25 长安大学 Novel computer memory system and computer system
CN107451152B (en) * 2016-05-31 2021-06-11 阿里巴巴集团控股有限公司 Computing device, data caching and searching method and device
CN110321997B (en) * 2018-03-31 2021-10-19 赛灵思公司 High-parallelism computing platform, system and computing implementation method
CN110502454B (en) * 2018-05-17 2021-11-12 大唐移动通信设备有限公司 Method and device for writing data to cache system

Also Published As

Publication number Publication date
CN101034375A (en) 2007-09-12

Similar Documents

Publication Publication Date Title
US11200176B2 (en) Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
US12086039B2 (en) High performance persistent memory
US11132298B2 (en) Apparatus and method for implementing a multi-level memory hierarchy having different operating modes
TW200912649A (en) Computer memory system
US10241912B2 (en) Apparatus and method for implementing a multi-level memory hierarchy
US9852069B2 (en) RAM disk using non-volatile random access memory
KR101692417B1 (en) Multi-level memory with direct access
TWI596474B (en) Method for system access of non volatile semiconductor storage as random access memory and semiconductor chip
KR20210080171A (en) Zoned namespace with zone grouping
US9269438B2 (en) System and method for intelligently flushing data from a processor into a memory subsystem
US9317429B2 (en) Apparatus and method for implementing a multi-level memory hierarchy over common memory channels
US7136973B2 (en) Dual media storage device
US10387304B2 (en) Virtual transfer of data between memory and storage domains
US10754785B2 (en) Checkpointing for DRAM-less SSD
US10884916B2 (en) Non-volatile file update media
JP2007041813A (en) Information processing system and information processing method