TW200825815A - Method for designing printed circuit board layout and computer-readable medium - Google Patents

Method for designing printed circuit board layout and computer-readable medium Download PDF

Info

Publication number
TW200825815A
TW200825815A TW95145789A TW95145789A TW200825815A TW 200825815 A TW200825815 A TW 200825815A TW 95145789 A TW95145789 A TW 95145789A TW 95145789 A TW95145789 A TW 95145789A TW 200825815 A TW200825815 A TW 200825815A
Authority
TW
Taiwan
Prior art keywords
circuit board
symmetry line
circular holes
hole
component
Prior art date
Application number
TW95145789A
Other languages
Chinese (zh)
Other versions
TWI325112B (en
Inventor
Yung-Chien Cheng
Chiu-Feng Tsai
Ya-Hsun Hsu
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW95145789A priority Critical patent/TWI325112B/en
Publication of TW200825815A publication Critical patent/TW200825815A/en
Application granted granted Critical
Publication of TWI325112B publication Critical patent/TWI325112B/en

Links

Abstract

A method for designing a printed circuit board layout and a computer-readable medium are provided for placing a component on the drawing of the printed circuit board. The method at least comprises the following step. In step (a), a circle of the drawing of the printed circuit board is found. In step (b), the symmetrical vertical line of the circle is marked. In step (c), the symmetrical horizontal line of the circle is marked.

Description

200825815200825815

* 一麵 m · jl W3421PA 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種電路板佈局方法及電腦可讀取 5己錄媒體,且特別是有關於一種將元件佈局於電路板上之 電路板佈局方法以及電腦可讀取記錄媒體。 【先前技術】 印刷電路板(Printed circuit board,PCB)是所有 電子產品不可或缺的主要部分,其中PCB的主要功能為使 各種相關的零件依據設計之電路相互連接,將銅箱等導電 體所形成的電路圖案猎由印刷技術製作於絕緣基材的表 面或其内部所形成的配線板。隨著市場對電子產品輕薄短 小的要求,使得電路板的面積逐漸的縮小。並且電子產品 的功能性增加,零件數量更是隨之增加。使得電路板佈局 設計的複雜度增加許多。 β 一般電路佈局的設計程序主要分為四個階段,此四個 階段分別為定位佈置(placement)階段、線路佈置 (routing)階段、測點佈置(test p〇int)階段及發行 (release)階段。定位佈置階段係為將各零件擺放於電路 板上。然而’右各零件擺放於電路板的位置有誤差時,則 可能造成後續電路板組裝的問題。屆時設計不良的電路板 必須以報廢處理,而無法重工修復,嚴重增加製造成本。 【發明内容】 5 200825815,* One side m · jl W3421PA Nine, the invention description: [Technical field of the invention] The present invention relates to a circuit board layout method and a computer readable 5 recording medium, and in particular to a component layout in a circuit The board layout method on the board and the computer can read the recording medium. [Prior Art] Printed circuit board (PCB) is an indispensable part of all electronic products. The main function of PCB is to make various related parts connected to each other according to the designed circuit. The formed circuit pattern is formed by a printing technique on a surface of the insulating substrate or a wiring board formed therein. With the market demand for light and thin electronic products, the area of the circuit board is gradually reduced. And the functionality of electronic products has increased, and the number of parts has increased. The complexity of board layout design is much increased. The design procedure of the β general circuit layout is mainly divided into four stages, which are the placement stage, the routing stage, the test point arrangement (test p〇int) stage, and the release stage. . The positioning stage is to place the parts on the board. However, when there is an error in the position where the right parts are placed on the board, it may cause problems in subsequent board assembly. The poorly designed circuit boards must be disposed of at a time, and cannot be reworked, which seriously increases manufacturing costs. SUMMARY OF INVENTION 5 200825815,

- ——^3^/i7iTQ j/y u - 3421PA 本發明係有關於一種電路板 可自動標示電路板上圓孔之圓孔中=忐。應用本方法, 及定位佈置階段之精確度提昇。心,以使作業時間減少 根據本發明之第一方面,提出一 電路板佈局方法用以佈局至 笔略板佈局方法。 上。,該電路板佈局方法包括: 干於一電路板圖式 圓孔;⑹標示圓孔之—垂直 々、電路板圖式之- 之-水平對稱線。 標示圓孔- ——^3^/i7iTQ j/y u - 3421PA The present invention relates to a circuit board that can automatically mark a round hole in a circular hole on a circuit board. Apply this method, and improve the accuracy of the positioning and placement phase. Heart to reduce work time According to the first aspect of the present invention, a board layout method is proposed for layout to a pen board layout method. on. The circuit board layout method comprises: drying a circular hole in a circuit board pattern; (6) indicating a horizontal symmetry line of the vertical hole 电路, the circuit board pattern. Marked round hole

根據本發明之第二方面,提出一 體。電腦可讀取記錄媒體包括數個程式碼^取記錄媒 用以執行-電路板佈局方法。電路板佈局方式碼係 ^少- 70件於-電路板圖式上。電路板佈局方法包^佈局 尋找電路板圖式之—目孔:⑻ ^,(a) 線;以及⑹標示圓孔之-水平對稱線固孔之·'垂直對稱 懂,η:二之上述目的、特徵、和優點能更明顯易 陸文特牛-較佳實施例,並配合所附圖式,作詳細說 明如下: 、^ 【實施方式】 本發明係提出-種電路板佈局方法。應用本方法,可 自動標示出電路板上圓孔之圓孔中心,以提升定位佈置階 段的精準度。以下係以針對略為不同之電路㈣局方法為 實施例做詳細H然而,此些實施顺不會限縮本發 明欲保4之範圍,亦即本發明之技術並不限於實施例中所 6 200825815According to a second aspect of the invention, a body is proposed. The computer readable recording medium includes a plurality of code codes and a recording medium for performing the - board layout method. The board layout mode code is less - 70 pieces on the - board diagram. Circuit board layout method package ^ layout to find the circuit board diagram - eye hole: (8) ^, (a) line; and (6) mark the circular hole - horizontal symmetry line solid hole · 'vertical symmetry, η: two of the above purposes The features, advantages and advantages of the present invention are described in more detail below with reference to the accompanying drawings: [Embodiment] The present invention proposes a circuit board layout method. With this method, the center of the circular hole of the circular hole on the circuit board can be automatically marked to improve the accuracy of the positioning stage. The following is a detailed description of the embodiments for a slightly different circuit (four) method. However, such implementations do not limit the scope of the present invention, that is, the technology of the present invention is not limited to the embodiment.

- —mmwt ♦ 1W3421PA . 敘述之模式。 第一實施例 請同時參照篦1 π 筮眚浐存丨之、铦圖及第2圖,第1圖繪示依照本發明 第1圖之電路板佈局方法之操作系統的方塊圖二2: 所示’操作_包括一使用介面202 一處理 -電細可讀取崎媒體2G3、一元件資料庫2Q4及 體205。電腦可讀取記錄媒體203係儲存數個程 j 理單元201則依據此些程式碼來執行本實施例之電路义 局方法。以下係同時以第1圖及第2圖說明操作系统1佈 及本實施例之電路板佈局方法之細部步驟。 00 本實施例之電路板佈局方法包括下列步驟:首先 步驟101中,登入使用介面。 在 然後,進入步驟102,判讀是否僅開啟一層電路板” 式。若否,則進入少驟103 ;若是,則進入步驟ι〇5。° 般而言,電路板係由多層圖式所構成,若同時間開啟多 電路板容易使後續的步驟發生錯誤。因此,在本實施^ 中,係以此步驟來碟保後續步驟的不會發生錯誤。 在步驟103中,顯示一錯誤訊息。錯誤訊息係可明顯 地顯示於使用介面上,並提醒使用者需要關閉多餘的曰 式,或者重新開啟圖式。 回 在步驟105,尋找電路板圖式之一圓孔。一般而士 電路板圖式具有數個圓孔,此些圓孔包含定仅 孔 200825815- —mmwt ♦ 1W3421PA . Description mode. In the first embodiment, please refer to the 篦1 π 丨 铦 铦 铦 及 及 及 及 及 及 及 及 及 及 及 及 及 及 及 及 及 及 依照 依照 依照 依照 依照 依照 依照 依照 依照 依照 依照The operation 'operation _ includes a use interface 202 - processing - electric fine readable slug media 2G3, a component database 2Q4 and body 205. The computer readable recording medium 203 is stored in a plurality of ways. The unit 201 performs the circuit meaning method of the embodiment according to the codes. Hereinafter, the detailed steps of the operating system 1 and the circuit board layout method of the present embodiment will be described with reference to Figs. 1 and 2, respectively. The circuit board layout method of this embodiment includes the following steps: First, in step 101, the login interface is used. Then, proceed to step 102 to determine whether to open only one layer of the board. If not, enter a few steps 103; if yes, proceed to step ι〇5. ° Generally, the board is composed of a multi-layer pattern. If the multi-board is turned on at the same time, it is easy to make an error in the subsequent steps. Therefore, in this embodiment, this step is used to discard the subsequent steps without error. In step 103, an error message is displayed. The system can be clearly displayed on the usage interface, and reminds the user to close the excess ,, or re-open the schema. Back in step 105, find a circular hole in the board diagram. The general slate board diagram has several Round holes, these round holes contain only holes 200825815

- —* iW3421PA - (tooling)、螺絲孔及接腳孔等。 然後,進入步驟1〇6,標示圓孔之垂直對稱線。 其 交 ,著’進入於步驟107,標示圓孔之水平對稱線 中,每一圓孔之垂直對稱線及水平對稱線將相交於 點,以一交點即可定義為此圓孔之圓孔中心。 然後’進人步驟1G8 ’判斷此些uj孔是否皆標 對稱線及水平對稱線,若否則重覆執行步驟1〇 ⑽’Λ到此些圓孔皆已標示垂直對稱線及水平對稱ς 也就疋沉,在本實施例係依序一個—個標示圓孔之 =水平對稱線。若有部分的圓孔尚未標示垂直對“ 及水千對稱線時’則再去尋找另1圓孔,直到所有的圓 孔均標不垂直對稱線及水平對稱線。也就是說, 步驟105至步驟108,直到所有圓 仃 ^ , 且Ν尸吓淘_孔均已定義圓孔中心。 資㈣τ =執行步驟1〇5至步驟1〇8之過程中,暫存的 可儲存於記憶體2G5内,以増進系統效率。 之nif、’進人㈣11Q ’以元件之元件孔巾心對準圓孔 2料庫m係儲存多筆元件之圖形資料。每均= 路==?上,每一元件孔均具有元件孔心。此時:電 =中::=均具有圓孔中心。使用者僅需將元件 件佈局於電路板圖式_^板上之0孔中心即可精準地將元 稱線再標上先標示垂直對 马先&不水平對稱線再標- —* iW3421PA - (tooling), screw holes and pin holes. Then, proceed to step 1〇6 to mark the vertical symmetry line of the circular hole. It intersects, and proceeds to step 107, indicating the horizontal symmetry line of the circular hole. The vertical symmetry line and the horizontal symmetry line of each circular hole will intersect at the point, and an intersection point can be defined as the center of the circular hole of the circular hole. Then 'enter step 1G8' to determine whether these uj holes are marked with symmetry lines and horizontal symmetry lines, if otherwise repeat step 1 〇 (10) 'Λ These holes are marked with vertical symmetry lines and horizontal symmetry ς In the present embodiment, the horizontal hole symmetry line is indicated one by one. If some of the circular holes have not been marked with the vertical pair "and the water thousand symmetry lines", then look for another round hole until all the circular holes are marked with no vertical symmetry lines and horizontal symmetry lines. That is, steps 105 to 108 Until all the rounds ^, and the corpse scare _ hole has defined the center of the hole. 资(四)τ = During the process from step 1〇5 to step 1〇8, the temporary storage can be stored in the memory 2G5, Into the system efficiency. The nif, 'into the person (four) 11Q' to the component of the component hole to the hole in the hole 2 library m system to store the graphic data of multiple components. Each = road ==?, each component hole It has the hole of the component. At this time: the electric=medium::= has the center of the circular hole. The user only needs to arrange the component part on the center of the 0 hole on the board _^ board to accurately mark the element line. Marked first to the vertical pair Ma Xian & not horizontal symmetry line relabel

iV3421PA 200825815 . 示垂直對稱線。 請參照第3圖’其繪示依照本發明第-實施例之另一 種電路板佈局方法之流程圖。在步驟1〇5中,尋 圖式之-圓孔、。接著,進入步釋1〇7,標示圓孔之水 稱線。然後’進入步驟106,標示圓孔之垂直對稱線。接 著,進入步驟爾,判斷此些圓孔是否皆標示垂直對稱^ 及水平對稱線,若否則重覆執行步驟m至步驟⑽吉 到此些圓孔皆已標示垂封稱線及水平對稱線,其中對 Γ 稱線及水平對稱線之交點即定義為此圓孔之一圓孔中心。 第二實施例 請參照第4圖’其!會示依照本發明第二實施例之—種 電路板佈局方法之流程圖。第二實施例與第一實施例兩者 同樣標示電路板上圓孔之圓孔中心,其差別在於:第 施例係先完全標示-圓孔中心,再標示下一圓孔中心;第 二實施例係先標示電路板上全部圓孔之垂直對稱線,再標 ;示電路板上全部圓孔之水平對稱線,同時完成電路板上: 部圓孔之圓孔中心的標示。 第4圖中,步驟1〇1至步驟1〇3如同第一實施例,經 步驟102判讀後,確認僅開啟一層電路板圖式。 接著,進入步驟405,尋找電路板圖式之數個圓孔。 如同第一實施例,在此實施例圓孔係包含電路板上任何的 圓孔,例如為工具孔、接腳孔以及螺絲孔。 然後’在步驟406中,標示此些圓孔之垂直對稱線。 9 200825815iV3421PA 200825815 . Shows vertical symmetry lines. Referring to Figure 3, there is shown a flow chart of another circuit board layout method in accordance with the first embodiment of the present invention. In step 1〇5, find the circle-hole. Next, proceed to step 1〇7 to mark the water line of the round hole. Then 'go to step 106, indicating the vertical symmetry line of the circular hole. Then, entering the step, it is determined whether the circular holes are all marked with a vertical symmetry ^ and a horizontal symmetry line. Otherwise, if the steps m to (10) are repeated, the round holes are marked with a vertical line and a horizontal symmetry line. The intersection of the symmetrical line and the horizontal symmetry line is defined as the center of one of the circular holes. SECOND EMBODIMENT Referring to Figure 4, there is shown a flow chart of a circuit board layout method in accordance with a second embodiment of the present invention. The second embodiment and the first embodiment both indicate the center of the circular hole of the circular hole on the circuit board, and the difference is that the first embodiment first completely marks the center of the circular hole, and then marks the center of the next circular hole; Firstly, the vertical symmetry lines of all the circular holes on the circuit board are marked, and then marked; the horizontal symmetry lines of all the circular holes on the circuit board are displayed, and the marking of the center of the circular hole of the circular hole is completed at the same time. In Fig. 4, steps 1〇1 to 1〇3 are like the first embodiment, and after reading in step 102, it is confirmed that only one layer of the circuit board pattern is turned on. Next, proceed to step 405 to find a plurality of circular holes in the circuit board pattern. As with the first embodiment, the circular hole system in this embodiment includes any circular holes on the circuit board, such as tool holes, pin holes, and screw holes. Then, in step 406, the vertical symmetry lines of the circular holes are marked. 9 200825815

' 二建場航,i'W3421PA 此步驟係同時將電路板圖式上數個圓孔皆標示垂 線。 "冉 接著,在步驟407中,判斷此些圓孔是否皆標示 對稱線’若否則重覆執行步驟權,朗此些圓孔 示垂直對稱線。 知 然後,在步驟408中,標示此些圓孔之水平對 此步驟係同時將電路板圖式上數_孔標示水平對稱線。 接著,在步驟409中,判斷此些圓孔是否皆標示b 皆標示水平對稱線,若否則重覆執行步驟彻,^到^些 圓孔皆已標示水平對稱線。經步驟至步驟4()9,此& 路板圖式上®孔皆標示垂直對稱線及水平對稱線,其中垂 直對稱線及水平對稱線之交點即定義為此圓孔之」 中心。 〜 之圓Π’進人步驟UG,以元件之元件孔中心對準圓孔 巾〜’以佈局此讀至電路板圖示上。此實施例 中=件資料庫204中所提供的元件,皆具有元件孔中心。 二電路板圖式之圓孔皆具有圓孔中心。使用者即可藉 孔中心及圓孔中心精準對位,以放置元件於電路板 線,^卜」本實施例標示圓心的順序除了先標示垂直對稱 垂直對稱線…先“不水平對稱線再標示 :參照第5圖,其緣示依照本發明第二實施例之另一 種電路板佈局方法之流程圖。在步驟彻中,尋找電路板 200825815'二建场航, i'W3421PA This step is to mark the vertical holes on the board diagram at the same time. " 冉 Next, in step 407, it is judged whether or not the circular holes are all marked with a symmetry line. If the steps are repeated, the circular holes indicate a vertical symmetry line. Then, in step 408, the horizontal level of the circular holes is marked. This step simultaneously marks the horizontal symmetry line of the circuit board pattern. Next, in step 409, it is determined whether or not all of the circular holes are marked with a horizontal symmetry line. If the steps are repeated repeatedly, the round holes are marked with a horizontal symmetry line. From step to step 4 () 9, the & plate pattern on the ® hole is marked vertical symmetry line and horizontal symmetry line, where the intersection of the vertical symmetry line and the horizontal symmetry line is defined as the "center" of the hole. ~ 圆 Π 'Enter step UG, align the center of the component's component hole with the hole 〜~' to layout this to the board diagram. The components provided in the member database 204 in this embodiment all have the center of the component holes. The circular holes of the two circuit board patterns all have the center of the circular hole. The user can precisely position the hole center and the center of the hole hole to place the component on the circuit board line. The order of the center of the circle in this embodiment is not only the vertical symmetry vertical symmetry line but also the first horizontal symmetry line. Referring to Figure 5, there is shown a flow chart of another circuit board layout method according to the second embodiment of the present invention. In the step, the circuit board 200825815 is sought.

-W3421PA 圖式之數個圓孔。 接著,進入步驟408,標示此些圓孔之水平對 以同時將電路板上數個圓孔標示水平對稱線。 、 ,然後,進入步驟409,判斷此些圓孔是否皆標示 對稱線’若否則重覆執行步驟彻,直到此 示該水平對稱線。 ~ 以同進入步驟權,標示此些圓孔之垂直對稱線, 冋才將電路板上數個圓孔標示垂直對稱線。 對π 後」進入步驟407,判斷此些圓孔是否皆標示垂直 _二、士;^否則重覆執行步驟4〇6,直 不垂直對稱線。 千,步驟4 0 5至步驟4 0 7後,此電路板圖式之圓孔皆標 線之交及水平對稱線’其巾#直對麟及水平對稱 ”、、Ρ疋義為此圓孔之一圓孔中心。 局至=4上述實施賴揭露之電路板佈局錢,用以佈 電路柄卜兀件於一電路板圖式上。應用此方法可自動標示 間,以及ί斤有圓孔的圓孔中心,減少手動標示的作業時 續電路佈月動標示圓孔中心減少手動標示的誤差,使得後 ^句階段的精確度提昇。 然其並本㈣已以—較佳實施例揭露如上, 常知識者,^限林剌。本發明所屬技術領域中具有通 之更動輿濶飾不:T本發明之精神和範圍内,當可作各種 專利範圍所界定者^準本發明之保護範圍當視後附之申請 200825815-W3421PA Several round holes in the drawing. Next, proceeding to step 408, the horizontal pairs of the circular holes are marked to simultaneously mark the horizontal symmetry lines of the plurality of circular holes on the circuit board. Then, proceeding to step 409, it is judged whether or not the circular holes are all marked with a symmetry line 'if the steps are repeated repeatedly until the horizontal symmetry line is shown. ~ With the same entry step, mark the vertical symmetry lines of these circular holes, and then mark the vertical symmetry lines on several holes on the circuit board. After the step of π, the process proceeds to step 407, and it is judged whether or not the circular holes are all marked vertically. _2, 士; ^ Otherwise, step 4〇6 is repeated, and the symmetry line is not vertical. Thousands, after step 4 0 5 to step 4 0 7 , the circular holes of the circuit board pattern are the intersection of the marking line and the horizontal symmetry line 'the towel is straight to the lining and the horizontal symmetry', One round hole center. Bureau to =4 The above-mentioned implementation of the circuit board layout of the disclosure, used to cloth the circuit handle on a circuit board diagram. This method can be used to automatically mark the room, as well as the round hole At the center of the circular hole, the manual marking operation is reduced. The circuit of the moon is marked with the moon mark to reduce the error of the manual marking, so that the accuracy of the subsequent sentence phase is improved. However, the above (4) has been disclosed in the preferred embodiment. A person who is a member of the general knowledge, and is limited to the scope of the present invention. The scope of the invention is defined by the scope of the various patents. Applicant attached to the application 200825815

- —«迁_7;几· aW3421PA . 【圖式簡單說明】 第1圖繪示依照本發明第一實施例之一種電路板佈 局方法之流程圖; 第2圖繪示第1圖之電路板佈局方法之操作系統的方 塊圖; 第3圖繪示依照本發明第一實施例之另一種電路板 佈局方法之流程圖; 第4圖繪示依照本發明第二實施例之一種電路板佈 / 局方法之流程圖;以及 第5圖繪示依照本發明第二實施例之另一種電路板 佈局方法之流程圖。 【主要元件符號說明】 200 :操作系統 201 :處理單元 202 :使用介面 , 203 :電腦可讀取記錄媒體 204 :元件資料庫 205 :記憶體 12- FIG. 1 is a flow chart of a circuit board layout method according to a first embodiment of the present invention; and FIG. 2 is a circuit board of FIG. A block diagram of an operating system of a layout method; FIG. 3 is a flow chart showing another circuit board layout method according to a first embodiment of the present invention; and FIG. 4 is a circuit board layout according to a second embodiment of the present invention. A flowchart of a method of the board; and FIG. 5 is a flow chart showing another method of board layout according to the second embodiment of the present invention. [Main component symbol description] 200 : Operating system 201 : Processing unit 202 : Using interface , 203 : Computer readable recording medium 204 : Component library 205 : Memory 12

Claims (1)

lW3421PA 200825815 十、申請專利範圍: 當J·二種電路板佈局方、法,用以佈局至少-元件於-電路板圖式上,該電路板佈局方法包括: 兀件於 (a)尋找該電路板圖式之—圓孔. ⑸標示該圓孔之—垂直對稱線’;以及 (〇標不該圓孔之一水平對稱線。 1中範㈣1項所述之魏板佈局方法, 二水平對稱線之交點係定義為該圓 盆由二士如申料利範圍第1項所狀電路板佈局方法, 八“法用以佈局複數個元件於該電路板圖式上,該電 路板圖式具有複數_孔,該方法更包括: 一 判斷該些JJ孔是否皆標示該垂直對稱線及該水 平對稱線,若否,則重覆執行該步驟(a)至該步驟(c),直 到該些1UL皆已標示該垂直對稱線及該水平對稱線。 4·如申請專利範圍第1項所述之電路板佈局方法, 其中該方法用以佈局複數個元件於該電路板圖式上,該電 路板圖式具有複數個圓孔,在執行該步驟(b)之後,該方 法更包括: (bl)判斷該些圓孔是否皆標示該垂直對稱線,若否 則重覆執行該步驟(b),直到該些圓孔皆已標示該垂直對 稱線。 5·如申請專利範圍第4項所述之電路板佈局方法, 其中在該步驟(M)完成且執行該步驟(c)後,該方法更包 13 200825815 .'W3421PA 括: (Cl)判斷該些圓孔是否皆標示該水平對稱線,若否 則重覆執行該步驟(C),直到該些圓孔皆已標示該水平對 稱線。 6. 如申請專利範圍第1項所述之電路板佈局方法, 其中該方法用以佈局複數個元件於該電路板圖式上,該電 路板圖式具有複數個圓孔,在執行該步驟(c)之後,該方 法更包括: (cl)判斷該些圓孔是否皆標示該水平對稱線,若否 則重覆執行該步驟(c),直到該些圓孔皆已標示該水平對 稱線。 7. 如申請專利範圍第6項所述之電路板佈局方法, 其中在該步驟(cl)完成且執行該步驟(b)後,該方法更包 括: (bl)判斷該些圓孔是否皆標示該垂直對稱線,若否 則重覆執行該步驟(b),直到該些圓孔皆已標示該垂直對 稱線。 8. 如申請專利範圍第1項所述之電路板佈局方法, 其中該方法更包括: (f) 登入一使用介面;及 (g) 判讀是否僅開啟一層電路板圖式,若否則顯示一 錯誤訊息,若是則進行該步驟(a)至該步驟(c)。 9. 如申請專利範圍第1項所述之電路板佈局方法, 其中該元件具有至少一元件孔,該元件孔具有一元件孔中 200825815 - 二:iie綱m · i W3421PA . 心,該方法更包括: (h)以該元件之該元件孔中心對準該圓孔之該圓孔中 心,以佈局該元件至該電路板圖式上。 10. —種電腦可讀取記錄媒體,包括複數個程式碼, 該些程式碼係用以執行一電路板佈局方法,該電路板佈局 方法係用以佈局至少一元件於一電路板圖式上,該方法包 括: (a) 尋找該電路板圖式之一圓孔; (b) 標示該圓孔之一垂直對稱線;以及 (c) 標示該圓孔之一水平對稱線。 11. 如申請專利範圍第10項所述之電腦可讀取記錄 媒體,其中該垂直對稱線及該水平對稱線之交點係定義為 該圓孔之一圓孔中心。 12. 如申請專利範圍第10項所述之電腦可讀取記錄 媒體,其中該方法用以佈局複數個元件於該電路板圖式 上,該電路板圖式具有複數個圓孔,該方法更包括: t (d)判斷該些圓孔是否皆標示該該垂直對稱線及該 水平對稱線,若否,則重覆執行該步驟(a)至該步驟(c), 直到該些圓孔皆已標示該垂直對稱線及該水平對稱線。 13. 如申請專利範圍第10項所述之電腦可讀取紀錄 媒體,其中該方法用以佈局複數個元件於該電路板圖式 上,該電路板圖式具有複數個圓孔,在執行該步驟(b)之 後,該方法更包括: (bl)判斷該些圓孔是否皆標示該垂直對稱線,若否 15 200825815 ’ 二建編κ · i W3421PA • 則重覆執行該步驟(b),直到該些圓孔皆已標示該垂直對 稱線。 14.如申請專利範圍第13項所述之電路板佈局方 法,其中在該些圓孔皆已標示該垂直對稱線之後,該方法 更包括: (cl)判斷該些圓孔是否皆標示該水平對稱線,若否 則重覆執行該步驟(c) ^直到該些圓孔皆已標不該水平對 稱線。 ( 15.如申請專利範圍第10項所述之電腦可讀取記錄 媒體,其中該方法用以佈局複數個元件於該電路板圖式 上,該電路板圖式具有複數個圓孔,在執行該步驟(c)之 後,該方法更包括: (cl)判斷該些圓孔是否皆標示該水平對稱線,若否 則重覆執行該步驟(c),直到該些圓孔皆已標示該水平對 稱線。 16. 如申請專利範圍第15項所述之電路板佈局方 ( 法,其中在該些圓孔皆已標示該水平對稱線之後,該方法 更包括: (bl)判斷該些圓孔是否皆標示該垂直對稱線,若否 則重覆執行該步驟(b),直到該些圓孔皆已標示該垂直對 稱線。 17. 如申請專利範圍第10項所述之電腦可讀取記錄 媒體,其中該方法更包括: (f)登入一使用介面;及 16 200825815 .W3421PA (g)判讀是否僅開啟一層電路板圖式,若否則顯示一 錯誤訊息,若是則進行該步驟(a)至該步驟(c)。 18.如申請專利範圍第10項所述之電腦可讀取記錄 媒體,其中該元件具有至少一元件孔,該元件孔具有一元 件孔中心,該方法更包括: (h)以該元件之該元件孔中心對準該圓孔之該圓孔中 心’以佈局該元件至該電路板圖式上。 17lW3421PA 200825815 X. Patent application scope: When J. two kinds of circuit board layout methods and methods are used to lay out at least - component-to-board diagram, the layout method of the board includes: (a) looking for the circuit (5) indicates the vertical symmetry line of the circular hole; and (the horizontal standard symmetry line of one of the circular holes is not marked.) 1 Weifang (4) 1 item of the Wei plate layout method, two horizontal symmetry The intersection point of the line is defined as the layout method of the circuit board by the second item of the second class, and the eight "method" is used to lay out a plurality of components on the circuit board diagram. The circuit board pattern has The method further includes: determining whether the JJ holes indicate the vertical symmetry line and the horizontal symmetry line, and if not, repeating the step (a) to the step (c) until the 1UL The vertical symmetry line and the horizontal symmetry line are all marked. 4. The circuit board layout method according to claim 1, wherein the method is for laying a plurality of components on the circuit board diagram, the circuit board The pattern has a plurality of round holes in After performing the step (b), the method further includes: (bl) determining whether the circular holes all indicate the vertical symmetry line, if otherwise repeating the step (b) until the circular holes have marked the vertical 5. The circuit board layout method according to claim 4, wherein after the step (M) is completed and the step (c) is performed, the method further includes 13 200825815 . 'W3421PA includes: (Cl Determining whether the circular holes all indicate the horizontal symmetry line, if otherwise repeating the step (C) until the circular holes have indicated the horizontal symmetry line. 6. As described in claim 1 a circuit board layout method, wherein the method is configured to lay out a plurality of components on the circuit board pattern, the circuit board pattern has a plurality of circular holes, and after performing the step (c), the method further comprises: (cl) Determining whether the circular holes all indicate the horizontal symmetry line, if otherwise repeating the step (c) until the circular holes have indicated the horizontal symmetry line. 7. The circuit as claimed in claim 6 Board layout method, where in this step ( After the step (b) is completed and executed, the method further includes: (bl) determining whether the circular holes all indicate the vertical symmetry line, if otherwise repeating the step (b) until the holes are The vertical symmetry line is indicated. 8. The circuit board layout method according to claim 1, wherein the method further comprises: (f) logging in a use interface; and (g) determining whether to open only one layer of the board diagram If the error message is displayed, the step (a) to the step (c) is performed. The circuit board layout method according to claim 1, wherein the component has at least one component hole. The component hole has a component hole of 200825815 - 2: iie class m · i W3421PA. The core further comprises: (h) aligning the center of the hole of the component with the center of the hole of the component to layout The component is on the board diagram. 10. A computer readable recording medium comprising a plurality of code codes for performing a circuit board layout method, the circuit board layout method for laying at least one component on a circuit board pattern The method comprises: (a) finding a circular hole in the circuit board pattern; (b) indicating a vertical symmetry line of the circular hole; and (c) indicating a horizontal symmetry line of the circular hole. 11. The computer readable recording medium of claim 10, wherein the intersection of the vertical symmetry line and the horizontal symmetry line is defined as a center of a circular hole of the circular hole. 12. The computer readable recording medium of claim 10, wherein the method is for laying a plurality of components on the circuit board pattern, the circuit board pattern having a plurality of circular holes, the method further The method includes: t (d) determining whether the circular holes indicate the vertical symmetry line and the horizontal symmetry line, and if not, repeating the step (a) to the step (c) until the holes are The vertical symmetry line and the horizontal symmetry line are marked. 13. The computer readable recording medium of claim 10, wherein the method is for laying a plurality of components on the circuit board pattern, the circuit board pattern having a plurality of circular holes, After the step (b), the method further comprises: (bl) determining whether the circular holes all indicate the vertical symmetry line, and if not 15 200825815 '二建编 κ · i W3421PA • repeating step (b) until The circular holes have been marked with the vertical symmetry line. 14. The circuit board layout method of claim 13, wherein after the circular symmetry lines have been marked, the method further comprises: (cl) determining whether the circular holes indicate the level Symmetrical line, if otherwise repeat step (c) ^ until the circular holes have been marked with the horizontal symmetry line. (15) The computer readable recording medium of claim 10, wherein the method is for laying a plurality of components on the circuit board pattern, the circuit board pattern having a plurality of circular holes, being executed After the step (c), the method further comprises: (cl) determining whether the circular holes all indicate the horizontal symmetry line, if otherwise repeating the step (c) until the circular holes have indicated the horizontal symmetry 16. The method of circuit board layout as described in claim 15 wherein after the horizontal symmetry lines have been marked, the method further comprises: (bl) determining whether the circular holes are The vertical symmetry lines are marked, and if the step (b) is repeated, the vertical symmetry lines are indicated by the circular holes. 17. The computer readable recording medium according to claim 10, The method further includes: (f) logging in a use interface; and 16 200825815 .W3421PA (g) interpreting whether to open only one layer of the board diagram, if otherwise displaying an error message, if yes, performing step (a) to the step (c) 18. The computer-readable recording medium of claim 10, wherein the component has at least one component hole having a component hole center, and the method further comprises: (h) centering the component hole of the component Align the center of the circular hole of the circular hole to lay the component onto the circuit board pattern.
TW95145789A 2006-12-07 2006-12-07 Method for designing printed circuit board layout and computer-readable medium TWI325112B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95145789A TWI325112B (en) 2006-12-07 2006-12-07 Method for designing printed circuit board layout and computer-readable medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95145789A TWI325112B (en) 2006-12-07 2006-12-07 Method for designing printed circuit board layout and computer-readable medium

Publications (2)

Publication Number Publication Date
TW200825815A true TW200825815A (en) 2008-06-16
TWI325112B TWI325112B (en) 2010-05-21

Family

ID=44772140

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95145789A TWI325112B (en) 2006-12-07 2006-12-07 Method for designing printed circuit board layout and computer-readable medium

Country Status (1)

Country Link
TW (1) TWI325112B (en)

Also Published As

Publication number Publication date
TWI325112B (en) 2010-05-21

Similar Documents

Publication Publication Date Title
CN100412873C (en) System and method for modifying electronic design data
TW200810634A (en) Perforating device for printed circuit wiring board and reference perforating method
US8666532B2 (en) Method and system for controlling a manufacturing process
TWI322645B (en) Lot traceable printed circuit board
TW200825815A (en) Method for designing printed circuit board layout and computer-readable medium
US3591284A (en) Printed circuit layout means
US10176288B1 (en) System and method for placing components in an electronic circuit design
TW201018930A (en) Multilayer printed circuit board, method for examining multilayer printed circuit board, system for examining multilayer printed circuit board, and method for manufacturing multilayer printed circuit board
TW200539763A (en) Method and system for net-width checking in a layout
TW551010B (en) Method of positioning pin holes for PCB manufacture controller
CN110944461B (en) Half-hole plate anti-welding process and supporting die for routing vacant sites around
JP2003017830A (en) Wiring circuit board manufacturing and checking method
Zlatanov PCB design process and fabrication challenges
JP2005229111A (en) Method of presuming at least one part arrangement position on substrate, and equipment executing the method
JP4640557B2 (en) Etching accuracy evaluation method
CN114302564B (en) Intelligent fool-proofing method for alignment holes of HDI (high-density interconnect) board and HDI board
KR101185521B1 (en) Board for processing of a hole of printed circuit board
JP4830402B2 (en) Manufacturing method of semiconductor device
US20100077608A1 (en) Alternating Via Fanout Patterns
TW576987B (en) Method for simultaneously drawing plural traces
TWI325292B (en) Material use rate modeling system and computer readable medium recording the same
TWI242400B (en) Design method for fiducial marks on printed circuit board and its structure
TW200823650A (en) System and method for calibrating circuit connection
JP2006005187A (en) Identifer printing method of printed-circuit board
JP2001256481A (en) Device and method for inspection appearance

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees