TWI325292B - Material use rate modeling system and computer readable medium recording the same - Google Patents

Material use rate modeling system and computer readable medium recording the same Download PDF

Info

Publication number
TWI325292B
TWI325292B TW96123855A TW96123855A TWI325292B TW I325292 B TWI325292 B TW I325292B TW 96123855 A TW96123855 A TW 96123855A TW 96123855 A TW96123855 A TW 96123855A TW I325292 B TWI325292 B TW I325292B
Authority
TW
Taiwan
Prior art keywords
substrate
size
circuit
circuit substrate
computer readable
Prior art date
Application number
TW96123855A
Other languages
Chinese (zh)
Other versions
TW200901840A (en
Inventor
Hai Feng Wu
Cheng Hsun Ho
Jia Ming Yeh
min feng Huang
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW96123855A priority Critical patent/TWI325292B/en
Publication of TW200901840A publication Critical patent/TW200901840A/en
Application granted granted Critical
Publication of TWI325292B publication Critical patent/TWI325292B/en

Links

Landscapes

  • General Factory Administration (AREA)

Description

=¾編號:TW3592PA 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種物料利用率模擬系統及記錄其 之電腦可讀取媒體,且特別是有關於一種可以計算出最佳 基板利用率及最佳電路基板尺寸之物料利用率模擬系統 及記錄其之電腦可讀取媒體。 【先前技術】 在進行電子產品的製造過程中,電路基板的生產流程 控制是影響整體生產成本的重要關鍵《—般來說,機構設 。十人貝決定電子元件配置及電路基板的尺寸後,配合電路 設計人員的佈線模擬及測試。接著交由進行實際佈線的人 員完成電路佈線圖後,將圖樣交給電路板生產商進行生 產。 其中,主要的成本差異空間取決於機構設計人員是否 抹取較佳之設定尺寸,也就是是否在可行範圍内將用以生 產電路基板的基板之利用率提高到最大。當基板利用率愈 大,所浪費的板材愈少,巧*以與電路板生產商的議價空間 也愈大。由於電路基板的形狀經常為不規則之幾何形狀, 若是沒有經過適當的排列或以較佳的尺寸進行設計,會造 成大量板材的浪費,在大量的生產之下造成的成本浪費十 分可觀。= 3⁄4 No.: TW3592PA IX. Description of the Invention: [Technical Field] The present invention relates to a material utilization simulation system and a computer readable medium recording the same, and in particular, an optimal substrate can be calculated Material utilization simulation system for utilization and optimal circuit board size and computer readable media for recording it. [Prior Art] In the manufacturing process of electronic products, the production process control of circuit boards is an important key to affect the overall production cost. Ten people decide the size of the electronic components and the size of the circuit board, and then cooperate with the circuit designer's wiring simulation and testing. After the circuit layout is completed by the person performing the actual wiring, the pattern is handed over to the board manufacturer for production. Among them, the main cost difference space depends on whether the designer of the organization smears the preferred set size, that is, whether the utilization rate of the substrate used to produce the circuit substrate is maximized within the feasible range. As the substrate utilization rate increases, the less material is wasted, and the bargaining space with the board manufacturer is greater. Since the shape of the circuit substrate is often an irregular geometry, if it is not properly aligned or designed in a preferred size, a large amount of sheet material is wasted, and the cost was wasted in a large amount of production.

三達編號:TW3592PA 【發明内容】 關於-種物㈣料模擬线及记錄其 夕以雜不同之電路基板之敦計尺寸 利後續之生產成本的降低。+人貝取佳之設計尺十’以 根據本發明,提出一種物 擬-基板之利用率β A板包括5 J用车杈擬糸統,用以核 至少-雷an / 少4作板,工作板包括 言…一 ▲ 3統包括1數設定單元、-尺寸參數 及-基板尺寸選擇單元、―卫作板尺寸選擇單元 尺寸結早ί °層數設^單元用以設定電路基板之層數, =參=定單元m定至少—財參數。基板尺寸選 -担70供至y基板尺寸以供選擇,工作板尺寸選擇單 供至;-卫作板尺寸以供選擇。當電路基板之尺寸為 時冑理單元根據電路基板之層數、尺寸參數、基板 尺寸及工作板尺寸以計算基板之利用率。 w根據本發明,提出一種電腦可讀取媒體,具有多個電 腦可執行之指令以執行一方法來模擬一基板之利用率。基 板包括至少一工作板,工作板包括至少一電路基板。該方 $包括下列步驟。首先,設定電路基板之層數;接著,設 疋至少一尺寸參數;然後,設定基板之尺寸;接著,設定 工作板之尺寸;然後,當電路基板之尺寸為已知時,根據 電略基板之層數、尺寸參數、基板之尺寸及工作板之尺 寸’計算基板之利用率。 為讓本發明之上述内容能更明顯易懂,下文特舉一較 1325292Sanda number: TW3592PA [Summary of the Invention] The analogy of the material (four) material and the recording of the circuit board size of the circuit board are reduced. According to the present invention, a utilization ratio of a material-substrate is proposed. The A-plate includes a 5 J car 杈 ,, which is used for at least a thunder/an 4 plate, a working plate. Including... One ▲ 3 system includes 1 number setting unit, - size parameter and - substrate size selection unit, "weiwei board size selection unit size is early ί ° layer number setting unit is used to set the number of layers of the circuit board, = Reference = fixed unit m to determine at least the financial parameters. The size of the substrate is selected from - 70 to the size of the y substrate for selection, and the size of the working board is selected to be supplied; - the size of the board is available for selection. When the size of the circuit substrate is sized, the processing unit calculates the utilization rate of the substrate according to the number of layers of the circuit substrate, the size parameter, the substrate size, and the size of the working board. According to the present invention, a computer readable medium is provided having a plurality of computer executable instructions to perform a method to simulate the utilization of a substrate. The substrate includes at least one work board including at least one circuit substrate. The party $ includes the following steps. First, setting the number of layers of the circuit substrate; then, setting at least one size parameter; then, setting the size of the substrate; then, setting the size of the working board; and then, when the size of the circuit substrate is known, according to the electrical substrate The number of layers, the size parameters, the size of the substrate, and the size of the work board 'calculate the utilization of the substrate. In order to make the above contents of the present invention more obvious and easy to understand, the following is a special mention of 1325292

三達編號:TW3592PA 佳實施例’並配合所附圖式,作詳細說明如下. 【實施方式】 • 胃參照第H其料依照本發明-較”施例的— 種物料利用率模擬系統之方塊圖。物料士 7 不』用率(material use rate,MUR)模擬系統10用以模擬基板之利用率。並請參昭 第2圖,其繪示基板、工作板及電路基板之示意圖。如第 2圖所示,基板1為原始之板材,而上面有多個已經印刷 ^完成的電路基板3’也就是-般通稱的印刷電路板 circuit board,PCB) °其中為了工作機台方便作業,基板i 又區分為數塊較小之工作板2。也就是說,每塊基^i包 括至少一工作板2,每塊工作板包括至少一電路^板3。 本實施例中.,係以每塊基板1包含四塊工作板2二而每塊 工作板2包含四塊電路基板3為例做說明。而為了便於裁 切,令每塊電路基板3之長邊及寬邊與基板1之邊緣間距 分別為D1及D2 ’而每塊電路基板3之間距則為m。另 外’每塊工作板2之間距則為D4。本實施例中,μ、以 例如為5mm。當基板1為六層時,m、D2例如為i7 當基板1為四層時,m、D2例如為14mm;當基板·二 層時,Dl、D2例如為llmm。 … 如第1圖所示,物料利用率模擬系统1〇包括一層數 設定單元110、一尺寸參數設定單元120、—基板尺^ 擇單元13G、4作板尺顿擇單元14G及—處理單元 15〇。層數設定單元UG、尺寸參數設定單元12()、基板尺 8 1325292Sanda number: TW3592PA The preferred embodiment' is described in detail with reference to the accompanying drawings. [Embodiment] • The stomach reference material is in accordance with the present invention - a block of the material utilization simulation system of the "example" Figure 7. Material use rate (MUR) simulation system 10 is used to simulate the utilization of the substrate. Please refer to Figure 2, which shows the schematic diagram of the substrate, the working board and the circuit board. 2, the substrate 1 is the original plate, and there are a plurality of circuit boards 3' which have been printed and finished, that is, a circuit board (PCB), which is generally called a circuit board. i is further divided into a plurality of smaller working boards 2. That is, each of the bases includes at least one working board 2, and each working board includes at least one circuit board 3. In this embodiment, each block is used. The substrate 1 includes four working boards 2 and each of the working boards 2 includes four circuit boards 3 as an example. For the purpose of cutting, the long side and the wide side of each circuit board 3 are spaced from the edge of the substrate 1. Each of the circuit boards 3 is D1 and D2' The distance is m. In addition, the distance between each working plate 2 is D4. In the present embodiment, μ is, for example, 5 mm. When the substrate 1 is six layers, m and D2 are, for example, i7, and the substrate 1 is four layers. When m2 and D2 are, for example, 14 mm; when the substrate is two layers, D1 and D2 are, for example, llmm. As shown in Fig. 1, the material utilization simulation system 1 includes a layer number setting unit 110 and a size parameter setting unit. 120, the substrate ruler selects the unit 13G, 4 as the ruler selection unit 14G and the processing unit 15A. The layer number setting unit UG, the size parameter setting unit 12 (), the substrate ruler 8 1325292

三達編號:TW3592PASanda number: TW3592PA

寸選擇單元130及工作板尺寸選擇單元140係為參數設定 單元,例如分別為一副程式、一函數、一物件或一模組, 處理單元150則為一計算裝置,例如為一處理器 (processor)。層數設定單元110用以設定電路基板之層數。 尺寸參數設定單元120用以設定至少一尺寸參數’本實施 例中尺寸參數包括預留邊界寬度,例如第2圖之D1、D2 ’ 另外還包括工作板間距D4及電路基板間距D3。本實施例 中,較佳地可在電路基板的層數及尺寸參數設定完成之 後,物料利用率模擬系統10才致能(enable)基板尺寸選擇 單元130,以提供可行之基板尺寸供使用者選擇。如此一 來,不會因為系統中某些參數沒有設定而造成後續的計算 錯誤。同樣的,本實施例較佳地於選擇基板尺寸後’物料 利用率模擬系統10才致能工作板尺寸選擇單元I40,以提 供可行之工作板尺寸供使用者選擇。在電路基板3之尺寸 為已知時,處理單元150根據電路基板之層數、尺寸參數、 基板尺寸及工作板尺寸來計算基板1之利用率。而處理單 元更可進一步計算出一塊基板1上的電路基板3的數量。 另外,本實施例之物料利用率模擬系統10更包括一 成本資料庫160 ’用以紀錄至少一筆基板單位成本,也就 是每單位面積之基板1的單價。處理單元藉由連接成 本資料庫160以取得基板單位成本,並根據電路基板3的 數量計算出每塊電路基板1之單位成本。 本發明所屬之技術領域具有通常知識者,可知本發明 之技術不限於此。當電路基板3之尺寸為未知,而基板1 9 1325292 三達編號:TW3592PA 之利用率已知時,處理單元〗, 兀150可以計算出每塊電路基板 的條件不是電路基板3的尺彳p则林擬系統1〇 時,物料利用率模擬系、统1〇可=板1 :整體利用率 電路基板3之尺寸。 了啸_用_算出每塊 上述之物料利用率模擬系統係可 成後記錄於電腦可讀取频中 =寫作兀The size selection unit 130 and the work board size selection unit 140 are parameter setting units, for example, a subprogram, a function, an object or a module, and the processing unit 150 is a computing device, such as a processor. ). The number of layers setting unit 110 is used to set the number of layers of the circuit substrate. The size parameter setting unit 120 is configured to set at least one size parameter. The size parameter in the embodiment includes a reserved boundary width. For example, D1 and D2' in FIG. 2 further include a working plate pitch D4 and a circuit substrate pitch D3. In this embodiment, after the layer number and size parameter setting of the circuit substrate is completed, the material utilization simulation system 10 enables the substrate size selection unit 130 to provide a feasible substrate size for the user to select. . As a result, subsequent calculation errors are not caused by some parameters in the system that are not set. Similarly, the present embodiment preferably enables the work board size selection unit I40 after the substrate size is selected to provide a work board size for the user to select. When the size of the circuit board 3 is known, the processing unit 150 calculates the utilization rate of the substrate 1 based on the number of layers of the circuit board, the size parameter, the substrate size, and the size of the work board. The processing unit can further calculate the number of circuit boards 3 on a substrate 1. In addition, the material utilization simulation system 10 of the present embodiment further includes a cost database 160' for recording at least one unit cost of the substrate, that is, the unit price of the substrate 1 per unit area. The processing unit obtains the unit cost of the substrate by connecting the cost database 160, and calculates the unit cost of each circuit board 1 based on the number of the circuit boards 3. The technical field to which the present invention pertains is generally known, and the technology of the present invention is not limited thereto. When the size of the circuit substrate 3 is unknown, and the utilization ratio of the substrate 1 9 1325292 Sanda number: TW3592PA is known, the processing unit , 150 can calculate that the condition of each circuit substrate is not the size of the circuit substrate 3 When the system is 1 ,, the material utilization simulation system, the system 1 can be = board 1: the overall utilization of the circuit board 3 size. The whistle _ used _ to calculate each of the above material utilization simulation system can be recorded in the computer readable frequency = writing 兀

機或快_憶财,供電腦奸碟片、•、硬碟 / 細。貝取及安裝後執行。物料利用 率減^ H)較佳地提供—使用者介面視窗物料利用 率杈擬线H)的參數設定單元藉由㈣者介面視窗得到 使用者輸人或設定之參數資料。請參照第3圖,其 發明較佳實施例之物料利用率模擬及電路基板尺寸計、算 之方法的流程圖,並請同時參照第〗、2圖之元件標號。 管先,如步驟301所示,使用者經由層數設定單元 定電路基板之層數《舉例來說,本實施例使用的是八層 板,則層數設定為8。 曰 接著,如步驟302所示,使用者經由尺寸參數設定單 元120設定尺寸參數。舉例來說,如第2圖所示,設定電 路基板3之長邊及寬邊與基板1之邊緣間距D1及D2同樣 為17.5mm,而每塊電路基板3之間距D3設定為5mm, 每塊工作板之間距D4設定為5mm。此外,步驟301及3〇2 的執行順序亦可調換,可以先執行步驟302後再執行步驟 3〇1。 然後’如步驟303所示,使用者經由基板尺寸選擇單 1325292 三_號:TW3592PA 元130設定基板之尺寸。 接著,如步驟3 04所示’使用者經由工作板尺寸選擇 單元140設定工作板之尺寸。舉例來說,在上述之參數條 件下’物料利用率模擬系統10提供之基板尺寸的選項包 括1029mmxl219mm及927mm><1219mm,而所對應之工作 板尺寸分別為 511.81mm><609.6mm 及 461.01mmx609.6mm。Machine or fast _ memory, for computer discs, •, hard disk / fine. Be taken and installed after installation. The material utilization rate is reduced. H) Preferably, the parameter setting unit of the user interface window material utilization rate line H) obtains the parameter data input or input by the user through the (4) interface window. Referring to Fig. 3, a flow chart of the material utilization simulation and the circuit board size measurement and calculation method of the preferred embodiment of the invention, and the reference numerals of the figures 〖 and 2 are also referred to. First, as shown in step 301, the user sets the number of layers of the circuit substrate via the number of layers. For example, in this embodiment, an eight-layer board is used, and the number of layers is set to 8.曰 Next, as shown in step 302, the user sets the size parameter via the size parameter setting unit 120. For example, as shown in FIG. 2, the long side and the wide side of the circuit board 3 are set to be 17.5 mm in the same manner as the edge distance D1 and D2 of the substrate 1, and the distance D3 between each circuit board 3 is set to 5 mm. The distance D4 between the work plates is set to 5 mm. In addition, the execution sequence of steps 301 and 3〇2 may also be reversed, and step 302 may be performed before step 3〇1. Then, as shown in step 303, the user sets the size of the substrate via the substrate size selection sheet 1325292 _: TW3592PA 130. Next, as shown in step 3456, the user sets the size of the work board via the work board size selection unit 140. For example, under the above-mentioned parameters, the option of the substrate size provided by the material utilization simulation system 10 includes 1029 mm x 219 mm and 927 mm > 1219 mm, and the corresponding working plate sizes are 511.81 mm >< 609.6 mm and 461.01, respectively. Mmx609.6mm.

接下來’流程圖分為兩個部分。當電路基板3的尺寸 已知時,使用者將電路基板3的尺寸輸入,則物料利用率 模擬系統10執行步驟305a-308a ;當基板1的利用率已知 時,使用者將基板1的利用率輸入’則物料利用率模挺系 統10執行步驟305b-308b。這裡要注意的是,電路基板3 不一定是單一基板,也可以是數塊電路基板拼湊而成。當 電路基板3的形狀不規則時,分別取其最大長度及最大寬 度進行設定。 假設,在步驟303中選定基板尺寸為 1029mmxl219mm,在步驟304中選定工作板尺寸為 511.81mmx609.6mm,且設定之電路基板之尺寸為 270mmxl35mm。則步驟305b中,處理單元150計算出基 板1的利用率為80.94% ;接著,在步驟3〇6b中,處理單 元150可算出一片基板1的電路基板3的數量為16。然後, 在步驟307b中,成本資料庫160提供儲存之基板單位成 本。接著,在步驟308b中,處理單元160計算電路基板3 之單位成本。而在相同的參數設定條件下,如果使用者不 1325292Next, the flowchart is divided into two parts. When the size of the circuit substrate 3 is known, the user inputs the size of the circuit substrate 3, the material utilization simulation system 10 performs steps 305a-308a; when the utilization rate of the substrate 1 is known, the user utilizes the substrate 1. The rate input 'then material utilization module 10 performs steps 305b-308b. It should be noted here that the circuit board 3 is not necessarily a single substrate, but may be a patchwork of several circuit boards. When the shape of the circuit board 3 is irregular, the maximum length and the maximum width are respectively set. It is assumed that the substrate size is selected to be 1029 mm x 219 mm in step 303, the working plate size is selected to be 511.81 mm x 609.6 mm in step 304, and the size of the set circuit substrate is 270 mm x 35 mm. Then, in step 305b, the processing unit 150 calculates that the utilization rate of the substrate 1 is 80.94%; then, in the step 3〇6b, the processing unit 150 calculates that the number of the circuit substrates 3 of one substrate 1 is 16. Then, in step 307b, the cost database 160 provides the stored substrate unit cost. Next, in step 308b, the processing unit 160 calculates the unit cost of the circuit substrate 3. And under the same parameter setting conditions, if the user does not 1325292

三達編號:TW3592PA 給定電路基板之尺寸,而是設定基板1的利用率為 81.9%,則在步驟305a中,處理單元150可以由利用率反 推計算出電路基板3的尺寸。而後續之步驟306a-308a之 執行動作與步驟306b-308b相同。 本發明上述實施例所揭露之物料利用率模擬系統及 記錄其之電腦可讀取媒體,可以讓使用者根據所設計之電 路基板的尺寸推算出基板之利用率是否合理;或者是,使 用者可以輸入一可接受之利用率,讓系統計算出滿足利用 率之電路基板的尺寸。 綜上所述,雖然本發明已以一較佳實施例揭露如上, : 然其並非用以限定本發明。本發明所屬技術領域中具有通 ; 常知識者,在不脫離本發明之精神和範圍内,當可作各種 之更動與潤飾。因此,本發明之保護範圍當視後附之申請 專利範圍所界定者為準。Sanda number: TW3592PA Given the size of the circuit board, but setting the utilization rate of the substrate 1 to 81.9%, in step 305a, the processing unit 150 can calculate the size of the circuit board 3 from the utilization ratio. Subsequent steps 306a-308a perform the same actions as steps 306b-308b. The material utilization simulation system disclosed in the above embodiments of the present invention and the computer readable medium recording the same can allow the user to calculate whether the utilization rate of the substrate is reasonable according to the size of the designed circuit substrate; or, the user can Enter an acceptable utilization rate and let the system calculate the size of the circuit substrate that meets the utilization. In view of the above, the present invention has been disclosed above in a preferred embodiment, and is not intended to limit the present invention. It will be apparent to those skilled in the art that various changes and modifications can be made without departing from the spirit and scope of the invention. Therefore, the scope of the invention is defined by the scope of the appended claims.

12 1325292 »12 1325292 »

三達編號:TW3592PA 【圖式簡單說明】 第1圖繪示依照本發明一較佳實施例的一種物料利 • 用率模擬系統之方塊圖; • 第2圖繪示基板、工作板及電路基板之示意圖;以 及 第3圖繪示本發明較佳實施例之物料利用率模擬及 電路基板尺寸計算之方法的流程圖。Sanda Number: TW3592PA [Simple Description of the Drawings] FIG. 1 is a block diagram of a material utilization simulation system according to a preferred embodiment of the present invention; • FIG. 2 is a diagram showing a substrate, a working board, and a circuit substrate. FIG. 3 is a flow chart showing a method for material utilization simulation and circuit board size calculation according to a preferred embodiment of the present invention.

【主要元件符號說明】 1 :基板 2 :工作板 3:電路基板 10 :物料利用率模擬系統 110 :層數設定單元 120 :尺寸參數設定單元 130 :基板尺寸選擇單元 140 :工作板尺寸選擇單元 150 :處理單元 160 :成本資料庫 13[Main component symbol description] 1 : Substrate 2 : Working plate 3 : Circuit substrate 10 : Material utilization simulation system 110 : Layer number setting unit 120 : Size parameter setting unit 130 : Substrate size selection unit 140 : Working plate size selection unit 150 : Processing unit 160: cost database 13

Claims (1)

1325292 三達編號:TW3592PA 6. 如申請專利範圍第5項所述之系統,更包括一成 本資料庫,用以紀錄至少一基板單位成本。 7. 如申請專利範圍第6項所述之系統,其中該處理 單元根據該基板單位成本及該電路基板數量,計算出該電 路基板之單位成本。 8. 如申請專利範圍第1項所述之系統,其中當該電 路基板之尺寸為未知而該基板之利用率已知時,該處理單 元用以計算該電路基板之尺寸。1325292 Sanda number: TW3592PA 6. The system of claim 5, further comprising a database of at least one substrate unit cost. 7. The system of claim 6, wherein the processing unit calculates a unit cost of the circuit substrate based on the unit cost of the substrate and the number of the circuit substrate. 8. The system of claim 1, wherein the processing unit is configured to calculate a size of the circuit substrate when the size of the circuit substrate is unknown and the utilization of the substrate is known. 9. 一種電腦可讀取媒體,具有多個電腦可執行之指 令以執行一方法以模擬一基板之利用率,該基板包括至少 一工作板,該工作板包括至少一電路基板,該方法包括: (a) 設定該電路基板之層數; (b) 設定至少一尺寸參數; (c) 設定該基板之尺寸; (d) 設定該工作板之尺寸;以及 (e) 當該電路基板之尺寸為已知時,根據該電路基板之 層數、該尺寸參數、該基板之尺寸及該工作板之尺寸*計 算該基板之利用率。 10. 如申請專利範圍第9項所述之電腦可讀取媒體, 其中該方法之步驟(c)設定複數個尺寸參數,該些尺寸參數 包括預留邊界寬度、工作板間距及電路基板間距。 11. 如申請專利範圍第9項所述之電腦可讀取媒體, 其中該方法更包括: 根據該基板之利用率計算出一電路基板數量。 15 1325292 三達編號:TW3592PA 12. 如申請專利範圍第9項所述之電腦可讀取媒體, 其中該方法更包括: ' 提供至少一基板單位成本;以及 • 根據該基板單位成本及該電路基板數量,計算出該電 路基板之单位成本。 13. 如申請專利範圍第9項所述之電腦可讀取媒體, 其中該方法之步驟(e)中,當該電路基板之尺寸為未知而該 基板之利用率已知時,計算該電路基板之尺寸。9. A computer readable medium having a plurality of computer executable instructions for performing a method of simulating utilization of a substrate, the substrate comprising at least one work board, the work board comprising at least one circuit substrate, the method comprising: (a) setting the number of layers of the circuit substrate; (b) setting at least one size parameter; (c) setting the size of the substrate; (d) setting the size of the working plate; and (e) when the size of the circuit substrate is When known, the utilization of the substrate is calculated based on the number of layers of the circuit substrate, the size parameter, the size of the substrate, and the size of the working board. 10. The computer readable medium of claim 9, wherein the method (c) of the method sets a plurality of size parameters including a reserved boundary width, a working board spacing, and a circuit substrate spacing. 11. The computer readable medium of claim 9, wherein the method further comprises: calculating a number of circuit substrates based on the utilization rate of the substrate. 15 1325292. The computer readable medium of claim 9, wherein the method further comprises: 'providing at least one substrate unit cost; and: according to the substrate unit cost and the circuit substrate The quantity is calculated by calculating the unit cost of the circuit substrate. 13. The computer readable medium according to claim 9, wherein in the step (e) of the method, when the size of the circuit substrate is unknown and the utilization rate of the substrate is known, the circuit substrate is calculated. The size.
TW96123855A 2007-06-29 2007-06-29 Material use rate modeling system and computer readable medium recording the same TWI325292B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW96123855A TWI325292B (en) 2007-06-29 2007-06-29 Material use rate modeling system and computer readable medium recording the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW96123855A TWI325292B (en) 2007-06-29 2007-06-29 Material use rate modeling system and computer readable medium recording the same

Publications (2)

Publication Number Publication Date
TW200901840A TW200901840A (en) 2009-01-01
TWI325292B true TWI325292B (en) 2010-05-21

Family

ID=44721751

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96123855A TWI325292B (en) 2007-06-29 2007-06-29 Material use rate modeling system and computer readable medium recording the same

Country Status (1)

Country Link
TW (1) TWI325292B (en)

Also Published As

Publication number Publication date
TW200901840A (en) 2009-01-01

Similar Documents

Publication Publication Date Title
JP2008517467A5 (en)
US20140208286A1 (en) System and method for designing via of printed circuit board
KR20100004962A (en) Analyzer, analysis method, and analysis program
US20080109773A1 (en) Analyzing Impedance Discontinuities In A Printed Circuit Board
TW201301970A (en) Signal transmission line length check system and method
TWI325292B (en) Material use rate modeling system and computer readable medium recording the same
US20110010683A1 (en) Trace Routing According To Freeform Sketches
JP2015158771A (en) Cloud type electronic cad system for circuit design and printed board design
JP5241371B2 (en) Wiring display device for multilayer printed circuit board
JP5040363B2 (en) Analysis apparatus, analysis method, and analysis program
TWI519985B (en) Circuit layout method and circuit layout apparatus
CN102054085A (en) Circuit board production and design system and method
JP2017162207A (en) Heat conductivity calculation program, heat conductivity calculation method, and information processing device
JP4862899B2 (en) Device simulation model generation apparatus and device simulation model generation method
JP4121650B2 (en) Thermal conductivity calculation method and apparatus, and medium on which thermal conductivity calculation program is recorded
KR101051687B1 (en) Mask Data Verification System Using Reverse Mask Tooling Specification
CN104462681B (en) The method for aiding in interference checking
JP5195918B2 (en) Analysis apparatus, analysis method, and analysis program
JP2008052499A (en) Apparatus, method and program for calculating thermal conductivity
JP2009053075A (en) Electromagnetic field analysis device, method and program
US20240105633A1 (en) Wafer-scale chip structure and method and system for designing the structure
CN112446158A (en) Thermal analysis method, device and medium for soft-hard combination board of camera module
CN108363358B (en) Golden finger processing and positioning method and device and golden finger processing equipment
JP2009252134A (en) Arrangement verification apparatus
TWI325112B (en) Method for designing printed circuit board layout and computer-readable medium

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees