TW200733321A - Circuit module - Google Patents

Circuit module

Info

Publication number
TW200733321A
TW200733321A TW095146285A TW95146285A TW200733321A TW 200733321 A TW200733321 A TW 200733321A TW 095146285 A TW095146285 A TW 095146285A TW 95146285 A TW95146285 A TW 95146285A TW 200733321 A TW200733321 A TW 200733321A
Authority
TW
Taiwan
Prior art keywords
circuit module
underfill
surface center
bubbles
circuit board
Prior art date
Application number
TW095146285A
Other languages
English (en)
Inventor
Kazuo Chihiro
Tomoyuki Honma
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Publication of TW200733321A publication Critical patent/TW200733321A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structure Of Printed Boards (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
TW095146285A 2005-12-26 2006-12-11 Circuit module TW200733321A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005372600A JP2007173724A (ja) 2005-12-26 2005-12-26 回路モジュール

Publications (1)

Publication Number Publication Date
TW200733321A true TW200733321A (en) 2007-09-01

Family

ID=38214358

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095146285A TW200733321A (en) 2005-12-26 2006-12-11 Circuit module

Country Status (3)

Country Link
JP (1) JP2007173724A (zh)
CN (1) CN100521170C (zh)
TW (1) TW200733321A (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101431030B (zh) * 2007-11-07 2010-08-11 联测科技股份有限公司 半导体装置的制造方法
WO2017010228A1 (ja) * 2015-07-13 2017-01-19 株式会社村田製作所 樹脂基板、部品搭載樹脂基板およびその製造方法
JP6699432B2 (ja) * 2016-07-29 2020-05-27 豊田合成株式会社 発光装置の製造方法
CN115000036A (zh) * 2021-12-08 2022-09-02 荣耀终端有限公司 芯片结构、芯片结构的制作方法、电子设备

Also Published As

Publication number Publication date
CN1992238A (zh) 2007-07-04
JP2007173724A (ja) 2007-07-05
CN100521170C (zh) 2009-07-29

Similar Documents

Publication Publication Date Title
WO2008075223A3 (en) Reprogrammable circuit board with alignment-insensitive support for multiple component contact types
EP1921675A4 (en) PRINTED CIRCUIT BOARD AND SEMICONDUCTOR MODULE USING THE SAME, MANUFACTURING METHOD FOR PRINTED CIRCUIT BOARD
WO2007001505A3 (en) Die module system and method
TW200729557A (en) Optoelectronic component, device with several optoelectronic components and method to produce an optoelectronic component
TW200614900A (en) A substrate having a built-in chip and external connection terminals on both sides and a method for manufacturing the same
HK1105424A1 (en) Epoxy resin composition for prepreg, prepreg, and multilayeredprinted wiring board
TW200711018A (en) Microfeature assemblies including interconnect structures and methods for forming such interconnect structures
WO2005104226A3 (de) Verfahren zur herstellung von durchkontaktierungen durch eine kunststoffmasse und halbleiterbauteil mit derartigen durchkontaktierungen
WO2006096188A3 (en) Stiffened parts for window covering and methods for making the same
WO2008027709A3 (en) Microelectronic device having interconnects and conductive backplanes
AU315691S (en) 'Workbench' board
ATE510239T1 (de) Sekundär-displayintegration in flexiblen anzeigeanordnungen
WO2007118831A3 (de) Elektronisches bauelementmodul
TWI316174B (en) Heat-sink backing plate module, circuit board, and electronic apparatus having the same
EP2020023A4 (en) METHOD FOR PRODUCING C4 COMPOUNDS ON IC CHIPS AND COMPONENTS PRODUCED THEREFOR
EP1722018A4 (en) DOUBLE TEXTILE GLASS TEXTILE, AND PREIMPREGNE AND SUBSTRATE FOR PRINTED WIRING BOARD USING TEXTILE GLASS FABRIC
SG153797A1 (en) Circuit board
EP2136400A4 (en) RADIANT ELEMENT, CIRCUIT BOARD USING THE ELEMENT, ELECTRONIC PART MODULE, AND METHOD OF MANUFACTURING THE MODULE
TW200713476A (en) Board having electronic parts mounted by using under-fill material and method for producing the same
SG145753A1 (en) Contacts to microdevices
TW200733321A (en) Circuit module
EP1555862A3 (en) Process for producing circuit board having built-in electronic part
TW200740338A (en) Printed circuit board waveguide
SG124335A1 (en) Semiconductor package system with cavity substrat e
TW200711543A (en) Reinforcing film for flexible printed circuit board