TW200726092A - PLL apparatus with power saving mode and method for implementing the same - Google Patents

PLL apparatus with power saving mode and method for implementing the same

Info

Publication number
TW200726092A
TW200726092A TW095137222A TW95137222A TW200726092A TW 200726092 A TW200726092 A TW 200726092A TW 095137222 A TW095137222 A TW 095137222A TW 95137222 A TW95137222 A TW 95137222A TW 200726092 A TW200726092 A TW 200726092A
Authority
TW
Taiwan
Prior art keywords
power saving
loop filter
implementing
saving mode
voltage
Prior art date
Application number
TW095137222A
Other languages
English (en)
Inventor
Shang-Ping Chen
Tse-Hsiang Hsu
Original Assignee
Mediatek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mediatek Inc filed Critical Mediatek Inc
Publication of TW200726092A publication Critical patent/TW200726092A/zh

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0802Details of the phase-locked loop the loop being adapted for reducing power consumption
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW095137222A 2005-12-29 2006-10-05 PLL apparatus with power saving mode and method for implementing the same TW200726092A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/321,921 US20070153949A1 (en) 2005-12-29 2005-12-29 PLL apparatus with power saving mode and method for implementing the same

Publications (1)

Publication Number Publication Date
TW200726092A true TW200726092A (en) 2007-07-01

Family

ID=38214518

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095137222A TW200726092A (en) 2005-12-29 2006-10-05 PLL apparatus with power saving mode and method for implementing the same

Country Status (3)

Country Link
US (1) US20070153949A1 (zh)
CN (1) CN1992528B (zh)
TW (1) TW200726092A (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7929648B2 (en) * 2006-03-31 2011-04-19 Ati Technologies Inc. Clock error detection apparatus and method
US7830212B2 (en) 2007-07-30 2010-11-09 Mediatek Inc. Phase locked loop, voltage controlled oscillator, and phase-frequency detector
US7612589B2 (en) * 2007-10-12 2009-11-03 Mediatek Inc. Phase-locked loop and control method utilizing the same
US9605995B2 (en) 2013-11-08 2017-03-28 Apple Inc. Wobble detection via software defined phase-lock loops

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5128632A (en) * 1991-05-16 1992-07-07 Motorola, Inc. Adaptive lock time controller for a frequency synthesizer and method therefor
WO1993005578A1 (en) * 1991-08-30 1993-03-18 Fujitsu Limited Frequency synthesizer
JPH0613898A (ja) * 1992-06-29 1994-01-21 Nec Corp 周波数シンセサイザ
US5548249A (en) * 1994-05-24 1996-08-20 Matsushita Electric Industrial Co., Ltd. Clock generator and method for generating a clock
US5864572A (en) * 1996-08-26 1999-01-26 Sun Microsystems, Inc. Oscillator runaway detect and reset circuit for PLL clock generator
US5949261A (en) * 1996-12-17 1999-09-07 Cypress Semiconductor Corp. Method and circuit for reducing power and/or current consumption
JPH10224212A (ja) * 1997-02-05 1998-08-21 Mitsubishi Electric Corp フェイズロックループ回路
JPH10308667A (ja) * 1997-05-02 1998-11-17 Nec Corp Pll周波数シンセサイザ
US5978425A (en) * 1997-05-23 1999-11-02 Hitachi Micro Systems, Inc. Hybrid phase-locked loop employing analog and digital loop filters
US9455722B2 (en) * 2005-11-30 2016-09-27 Ati Technologies Ulc Method and apparatus for fast locking of a clock generating circuit

Also Published As

Publication number Publication date
CN1992528A (zh) 2007-07-04
CN1992528B (zh) 2011-04-20
US20070153949A1 (en) 2007-07-05

Similar Documents

Publication Publication Date Title
TWI456874B (zh) 電荷幫浦回授控制裝置及其方法
KR101835193B1 (ko) 듀티 사이클식 자이로스코프
TW200705145A (en) Charge pump control circuit and control method
TW200633390A (en) Phase and delay locked loops and semiconductor memory device having the same
US8624642B2 (en) PLL dual edge lock detector
TW200516861A (en) Delay-locked loop circuit
WO2009057289A1 (ja) スペクトラム拡散クロック発生装置
TW200701648A (en) Phase and frequency detection circuits
CN107465392A (zh) 振荡电路
WO2008089269A3 (en) Differential amplitude controlled sawtooth generator
TW200726092A (en) PLL apparatus with power saving mode and method for implementing the same
WO2009109640A3 (en) Dual phase detector phase-locked loop
TW200633361A (en) Oscillator circuit and oscillation control method
JP2017518685A5 (zh)
KR100940622B1 (ko) 주파수 합성기
JP6043532B2 (ja) 電力供給装置、電力供給システム及び電力供給方法
TW200729736A (en) Clock distribution circuit and method thereof
MX2013012218A (es) Transmisor de señal de navegacion y metodo de generacion de señal de navegacion.
TW346706B (en) Phase-locked loop device
TW200642282A (en) Logical level converter and phase locked loop using the same
ATE328393T1 (de) Pll-schaltung
JP2014027793A (ja) 電力供給装置、電力供給システム及び電力供給方法
US10021491B2 (en) Frequency modulated microphone system
TW200705814A (en) Phase lock loop, method and apparatus for fixed output frequency of phase lock loop thereof
CN204089772U (zh) 一种二级鉴频鉴相电荷泵锁相环