TW200717723A - Semiconductor device and method of manufacturing the same - Google Patents
Semiconductor device and method of manufacturing the sameInfo
- Publication number
- TW200717723A TW200717723A TW095124677A TW95124677A TW200717723A TW 200717723 A TW200717723 A TW 200717723A TW 095124677 A TW095124677 A TW 095124677A TW 95124677 A TW95124677 A TW 95124677A TW 200717723 A TW200717723 A TW 200717723A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- manufacturing
- same
- resin protrusion
- depression
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000011347 resin Substances 0.000 abstract 3
- 229920005989 resin Polymers 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13008—Bump connector integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13018—Shape in side view comprising protrusions or indentations
- H01L2224/13019—Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005197929A JP4269173B2 (ja) | 2005-07-06 | 2005-07-06 | 半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200717723A true TW200717723A (en) | 2007-05-01 |
TWI314770B TWI314770B (en) | 2009-09-11 |
Family
ID=37597731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095124677A TWI314770B (en) | 2005-07-06 | 2006-07-06 | Semiconductor device and method of manufacturing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US7629671B2 (zh) |
JP (1) | JP4269173B2 (zh) |
KR (1) | KR100743947B1 (zh) |
CN (1) | CN1893069A (zh) |
TW (1) | TWI314770B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4535295B2 (ja) * | 2008-03-03 | 2010-09-01 | セイコーエプソン株式会社 | 半導体モジュール及びその製造方法 |
CN101582399B (zh) * | 2008-05-13 | 2011-02-09 | 台湾薄膜电晶体液晶显示器产业协会 | 接点结构与接合结构 |
US7839004B2 (en) * | 2008-07-30 | 2010-11-23 | Sanyo Electric Co., Ltd. | Semiconductor device, semiconductor module, method for manufacturing semiconductor device, and lead frame |
JP5091962B2 (ja) * | 2010-03-03 | 2012-12-05 | 株式会社東芝 | 半導体装置 |
US9883589B2 (en) * | 2013-07-30 | 2018-01-30 | Kyocera Corporation | Wiring board, and electronic device |
EP3430769A4 (en) * | 2016-03-18 | 2019-11-20 | Coco Communications Corp. | SYSTEMS AND METHODS FOR THE COMMON USE OF NETWORK INFORMATION |
JP6834289B2 (ja) * | 2016-09-21 | 2021-02-24 | セイコーエプソン株式会社 | 実装構造体、超音波デバイス、超音波探触子、超音波装置、及び電子機器 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138438A (en) * | 1987-06-24 | 1992-08-11 | Akita Electronics Co. Ltd. | Lead connections means for stacked tab packaged IC chips |
KR970003915B1 (ko) * | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | 반도체 기억장치 및 그것을 사용한 반도체 메모리 모듈 |
JPH02272737A (ja) | 1989-04-14 | 1990-11-07 | Citizen Watch Co Ltd | 半導体の突起電極構造及び突起電極形成方法 |
JPH06177214A (ja) | 1992-05-13 | 1994-06-24 | Fujitsu Ltd | 圧着端子とその接続方法および半導体装置の実装方法 |
US5517752A (en) * | 1992-05-13 | 1996-05-21 | Fujitsu Limited | Method of connecting a pressure-connector terminal of a device with a terminal electrode of a substrate |
JPH1167776A (ja) | 1997-08-21 | 1999-03-09 | Citizen Watch Co Ltd | 突起電極およびその製造方法 |
JP4313520B2 (ja) | 2001-03-19 | 2009-08-12 | 株式会社フジクラ | 半導体パッケージ |
JP2004140116A (ja) | 2002-10-16 | 2004-05-13 | Seiko Epson Corp | 半導体装置及びその製造方法、回路基板並びに電子機器 |
JP2005101527A (ja) | 2003-08-21 | 2005-04-14 | Seiko Epson Corp | 電子部品の実装構造、電気光学装置、電子機器及び電子部品の実装方法 |
JP3938128B2 (ja) | 2003-09-30 | 2007-06-27 | セイコーエプソン株式会社 | 半導体装置とその製造方法、回路基板、電気光学装置、及び電子機器 |
JP4218622B2 (ja) | 2003-10-09 | 2009-02-04 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP3873986B2 (ja) | 2004-04-16 | 2007-01-31 | セイコーエプソン株式会社 | 電子部品、実装構造体、電気光学装置および電子機器 |
JP2005340761A (ja) | 2004-04-27 | 2005-12-08 | Seiko Epson Corp | 半導体装置の実装方法、回路基板、電気光学装置並びに電子機器 |
JP3994989B2 (ja) | 2004-06-14 | 2007-10-24 | セイコーエプソン株式会社 | 半導体装置、回路基板、電気光学装置および電子機器 |
JP4165495B2 (ja) | 2004-10-28 | 2008-10-15 | セイコーエプソン株式会社 | 半導体装置、半導体装置の製造方法、回路基板、電気光学装置、電子機器 |
-
2005
- 2005-07-06 JP JP2005197929A patent/JP4269173B2/ja not_active Expired - Fee Related
-
2006
- 2006-06-26 KR KR1020060057395A patent/KR100743947B1/ko not_active IP Right Cessation
- 2006-06-28 CN CNA2006101000324A patent/CN1893069A/zh active Pending
- 2006-07-05 US US11/481,332 patent/US7629671B2/en not_active Expired - Fee Related
- 2006-07-06 TW TW095124677A patent/TWI314770B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US7629671B2 (en) | 2009-12-08 |
US20070007671A1 (en) | 2007-01-11 |
KR20070005474A (ko) | 2007-01-10 |
JP2007019184A (ja) | 2007-01-25 |
JP4269173B2 (ja) | 2009-05-27 |
CN1893069A (zh) | 2007-01-10 |
TWI314770B (en) | 2009-09-11 |
KR100743947B1 (ko) | 2007-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI260056B (en) | Module structure having an embedded chip | |
TW200725880A (en) | Semiconductor piezoresistive sensor and operation method thereof | |
TW200608588A (en) | Structures and methods for heat dissipation of semiconductor integrated circuits | |
TW200802789A (en) | Stackable molded packages and methods of making the same | |
TW200644135A (en) | Method for fabricating a wafer level package having through wafer vias for external package connectivity and related structure | |
TW200620657A (en) | Recessed semiconductor device | |
TW200639980A (en) | Lid used in package structure and the package structure of having the same | |
TW200703642A (en) | Semiconductor device having a lateral channel and contacts on opposing surfaces thereof | |
EP1755162A3 (en) | Power semiconductor packaging method and structure | |
TW200717723A (en) | Semiconductor device and method of manufacturing the same | |
TW200711065A (en) | Semiconductor device and manufacturing method thereof | |
TW200735312A (en) | Wafer level package including a device wafer integrated with a passive component | |
TW200723457A (en) | Semiconductor device and method for manufacturing semiconductor device | |
EP1681717A4 (en) | ELECTRONIC DEVICE AND PROCESS FOR THEIR MANUFACTURE | |
TW200627563A (en) | Bump-less chip package | |
TW200742249A (en) | Semiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus | |
TW200608851A (en) | Substrate, semiconductor device, substrate fabricating method, and semiconductor device fabricating method | |
TW200717772A (en) | Semiconductor device | |
TW200631059A (en) | Semiconducor device and manufacturing method thereof | |
TW200723422A (en) | Relay board provided in semiconductor device, semiconductor device, and manufacturing method of semiconductor device | |
TW200715424A (en) | Semiconductor device and method of manufacturing the same | |
TW200503111A (en) | Semiconductor device and method of manufacturing the same | |
MY146344A (en) | Method of manufacturing a semiconductor component with a low cost leadframe using a non-metallic base structure | |
WO2005086235A3 (de) | Basishalbleiterbauteil für einen halbleiterbauteilstapel und verfahren zur herstellung desselben | |
WO2007081932A3 (en) | Integrated iii-nitride devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |