TW200715593A - Functional element package and manufacturing method thereof - Google Patents

Functional element package and manufacturing method thereof

Info

Publication number
TW200715593A
TW200715593A TW095135723A TW95135723A TW200715593A TW 200715593 A TW200715593 A TW 200715593A TW 095135723 A TW095135723 A TW 095135723A TW 95135723 A TW95135723 A TW 95135723A TW 200715593 A TW200715593 A TW 200715593A
Authority
TW
Taiwan
Prior art keywords
functional element
lead frame
sealing resin
liquid sealing
element package
Prior art date
Application number
TW095135723A
Other languages
Chinese (zh)
Other versions
TWI350005B (en
Inventor
Yoshihiro Yoneda
Takahiro Asada
Original Assignee
Sony Chem & Inf Device Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Chem & Inf Device Corp filed Critical Sony Chem & Inf Device Corp
Publication of TW200715593A publication Critical patent/TW200715593A/en
Application granted granted Critical
Publication of TWI350005B publication Critical patent/TWI350005B/en

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/0067—Packages or encapsulation for controlling the passage of optical signals through the package
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52—Encapsulations
    • H01L33/54—Encapsulations having a particular shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52—Encapsulations
    • H01L33/56—Materials, e.g. epoxy or silicone resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

Abstract

This invention provides a functional element package that is resistant to lead-free solder reflow and is low in cost. The functional element package comprises the steps of applying a heat resistant film (2) to an element nonmounting side face of a lead frame (1) on which a predetermined terminal pattern has been formed, mounting a predetermined functional element (3) on the lead frame (1) on its element mounting side face, providing a jetty part (5) for damming a liquid sealing resin (6) around the functional element (3) on the lead frame (1), dropping a liquid sealing resin (6) on the inner side of the jetty part (5), curing the liquid sealing resin (6), separating the heat resistant film (2) from the lead frame (1), and removing the jetty part (5) by cutting.
TW095135723A 2005-09-27 2006-09-27 Functional element package and manufacturing method thereof TWI350005B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005279960A JP4782522B2 (en) 2005-09-27 2005-09-27 Optical functional device package and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TW200715593A true TW200715593A (en) 2007-04-16
TWI350005B TWI350005B (en) 2011-10-01

Family

ID=37899648

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095135723A TWI350005B (en) 2005-09-27 2006-09-27 Functional element package and manufacturing method thereof

Country Status (3)

Country Link
JP (1) JP4782522B2 (en)
TW (1) TWI350005B (en)
WO (1) WO2007037221A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI823440B (en) * 2021-06-29 2023-11-21 日商京瓷股份有限公司 Manufacturing method of wiring board assembly, cover assembly, package assembly and electronic components
TWI830358B (en) * 2022-08-31 2024-01-21 高加盛科技有限公司 Circuit board pressing structure and retractable board equipment

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5444259B2 (en) * 2010-11-02 2014-03-19 アオイ電子株式会社 Manufacturing method of light receiving device
CN102464293B (en) * 2010-11-04 2014-09-03 无锡华润安盛科技有限公司 Capping assisting device
CN103775860A (en) * 2012-10-25 2014-05-07 欧司朗股份有限公司 LED light emitting module and lamp
JP6606333B2 (en) * 2015-02-18 2019-11-13 ローム株式会社 Semiconductor device and manufacturing method of semiconductor device
JP7226681B2 (en) * 2018-10-25 2023-02-21 日清紡マイクロデバイス株式会社 Electronic component, its manufacturing method, and electronic component mounting method
JP7226680B2 (en) * 2018-10-25 2023-02-21 日清紡マイクロデバイス株式会社 Electronic component manufacturing method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970005706B1 (en) * 1994-01-24 1997-04-19 금성일렉트론 주식회사 Ccd and the manufacturing method
JPH09293806A (en) * 1996-04-26 1997-11-11 Nippon Motorola Ltd Semiconductor device and manufacturing method thereof
NL1011929C2 (en) * 1999-04-29 2000-10-31 3P Licensing Bv Method for encapsulating electronic components, in particular integrated circuits.
JP2005026260A (en) * 2003-06-30 2005-01-27 Matsushita Electric Ind Co Ltd Resin-sealed photoelectric conversion integrated device
JP2004274087A (en) * 2004-06-21 2004-09-30 Sanken Electric Co Ltd Semiconductor light-emitting device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI823440B (en) * 2021-06-29 2023-11-21 日商京瓷股份有限公司 Manufacturing method of wiring board assembly, cover assembly, package assembly and electronic components
TWI830358B (en) * 2022-08-31 2024-01-21 高加盛科技有限公司 Circuit board pressing structure and retractable board equipment

Also Published As

Publication number Publication date
WO2007037221A1 (en) 2007-04-05
TWI350005B (en) 2011-10-01
JP4782522B2 (en) 2011-09-28
JP2007095778A (en) 2007-04-12

Similar Documents

Publication Publication Date Title
TW200715593A (en) Functional element package and manufacturing method thereof
CN109641739B (en) Micro-electro-mechanical system (MEMS) device packaging
WO2004112095A3 (en) Thermoplastic fluxing underfill composition and method
TW200731431A (en) Semiconductor device and manufacturing method therefor
WO2007053383A3 (en) Methods and apparatus for flip-chip-on-lead semiconductor package
TWI318854B (en) Method for mounting chip component and circuit board
WO2005069354A3 (en) Advanced packaging shell for pocketable consumer electronic devices
WO2000054322A8 (en) Flip chip with integrated flux and underfill
WO2007075727A3 (en) Microelectronic packages and methods therefor
EP1729337A3 (en) Electronic device and method of manufacturing the same
TW200733332A (en) Printed circuit board for semiconductor package and method of manufacturing the same
WO2011070015A3 (en) Circuit module and method for producing such a circuit module
EP1783827A4 (en) Soldering method, solder pellet for die bonding, method for manufacturing solder pellet for die bonding and electronic component
EP3903993A4 (en) Lead-free solder alloy, solder joining material, electronic circuit mounting board, and electronic control device
WO2006113932A3 (en) Chip-scale package
WO2008073432A3 (en) No flow underfill process, composition, and reflow carrier
KR20110036541A (en) Gold-tin-indium solder for processing compatibility with lead-free tin-based solder
TW200629315A (en) Method for cutting lead terminal of packaged electronic component
WO2007119206A3 (en) A method for manufacturing an electronic assembly; an electronic assembly, a cover and a substrate
TW200515574A (en) Method of fabricating lead frame and method of fabricating semiconductor device using the same, and semiconductor device and portable apparatus and electronic apparatus comprising the same
WO2009117476A3 (en) Method of fabricating a semiconductor package or circuit assembly using a fluxing underfill composition applied to solder contact points in a dip process
JP2005012184A (en) Lead frame and semiconductor device provided with the same
JP2017039319A (en) Squeegee printing on descended surfaces
EP4068347A4 (en) Package for housing electronic component, electronic device, and electronic module
JP6468201B2 (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees