TW200710871A - Memory device and tracking circuit - Google Patents
Memory device and tracking circuitInfo
- Publication number
- TW200710871A TW200710871A TW095124461A TW95124461A TW200710871A TW 200710871 A TW200710871 A TW 200710871A TW 095124461 A TW095124461 A TW 095124461A TW 95124461 A TW95124461 A TW 95124461A TW 200710871 A TW200710871 A TW 200710871A
- Authority
- TW
- Taiwan
- Prior art keywords
- coupled
- bit line
- nmos transistor
- circuit
- dummy bit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/14—Dummy cell management; Sense reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/227—Timing of memory operations based on dummy memory elements or replica circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/172,873 US7215587B2 (en) | 2005-07-05 | 2005-07-05 | Tracking circuit for a memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200710871A true TW200710871A (en) | 2007-03-16 |
TWI305359B TWI305359B (en) | 2009-01-11 |
Family
ID=37618158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095124461A TWI305359B (en) | 2005-07-05 | 2006-07-05 | Memory device and tracking circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US7215587B2 (zh) |
TW (1) | TWI305359B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107403635A (zh) * | 2016-03-25 | 2017-11-28 | 台湾积体电路制造股份有限公司 | 存储器宏及其操作方法 |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7440312B2 (en) * | 2006-10-02 | 2008-10-21 | Analog Devices, Inc. | Memory write timing system |
KR100827706B1 (ko) * | 2006-10-31 | 2008-05-07 | 삼성전자주식회사 | 반도체 메모리 장치 및 이의 더미라인 바이어싱 방법 |
KR100866145B1 (ko) * | 2007-10-05 | 2008-10-31 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 그 바이어싱 방법 |
US7940545B2 (en) * | 2008-06-24 | 2011-05-10 | Freescale Semiconductor, Inc. | Low power read scheme for read only memory (ROM) |
TWI433148B (zh) * | 2010-01-18 | 2014-04-01 | Macronix Int Co Ltd | 利用位元線動態切換增加程式化效率之方法與裝置 |
CN102129884A (zh) * | 2010-01-20 | 2011-07-20 | 旺宏电子股份有限公司 | 一种利用位线动态切换增加编程效率的方法与装置 |
US8279693B2 (en) | 2010-04-09 | 2012-10-02 | Qualcomm Incorporated | Programmable tracking circuit for tracking semiconductor memory read current |
US8837250B2 (en) | 2010-07-20 | 2014-09-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for word line decoder layout |
US8477527B2 (en) * | 2011-01-31 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | SRAM timing cell apparatus and methods |
US8913440B2 (en) * | 2011-10-05 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tracking mechanisms |
US8934308B2 (en) * | 2011-10-14 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tracking bit cell |
US8743627B2 (en) * | 2012-01-18 | 2014-06-03 | United Microelectronics Corporation | Memory device and voltage interpreting method for read bit line |
US9576621B2 (en) * | 2012-07-09 | 2017-02-21 | Texas Instruments Incorporated | Read-current and word line delay path tracking for sense amplifier enable timing |
TWI474336B (zh) * | 2012-08-17 | 2015-02-21 | Etron Technology Inc | 可雙向追蹤時序參數之記憶裝置 |
US8760948B2 (en) * | 2012-09-26 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple bitcells tracking scheme semiconductor memory array |
US9117498B2 (en) * | 2013-03-14 | 2015-08-25 | Freescale Semiconductor, Inc. | Memory with power savings for unnecessary reads |
US9564211B2 (en) * | 2014-06-27 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory chip and layout design for manufacturing same |
US9627052B1 (en) | 2015-11-24 | 2017-04-18 | Micron Technology, Inc. | Apparatuses and methods for current limitation in threshold switching memories |
US9978442B2 (en) * | 2016-09-07 | 2018-05-22 | Qualcomm Incorporated | Lower power high speed decoding based dynamic tracking for memories |
US10283191B1 (en) * | 2018-03-09 | 2019-05-07 | Stmicroelectronics International N.V. | Method and circuit for adaptive read-write operation in self-timed memory |
US10580479B2 (en) * | 2018-06-26 | 2020-03-03 | Mediatek Singapore Pte. Ltd. | Self-time scheme for optimizing performance and power in dual rail power supplies memories |
US12033719B2 (en) * | 2022-01-18 | 2024-07-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of operating the same |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0713861B2 (ja) | 1988-12-05 | 1995-02-15 | 三菱電機株式会社 | 半導体記憶装置 |
US5172338B1 (en) | 1989-04-13 | 1997-07-08 | Sandisk Corp | Multi-state eeprom read and write circuits and techniques |
US5027320A (en) | 1989-09-22 | 1991-06-25 | Cypress Semiconductor Corp. | EPROM circuit having enhanced programmability and improved speed and reliability |
DE69325458T2 (de) | 1993-12-31 | 1999-10-21 | Stmicroelectronics S.R.L., Agrate Brianza | Schaltungsanordnung und entsprechendes Verfahren zum Rücksetzen nichtflüchtiger elektrisch programmierbarer Speicheranordnungen |
KR100193101B1 (ko) | 1994-07-22 | 1999-06-15 | 모리시다 요이치 | 비휘발성 반도체 기억장치 및 그 구동방법 |
US5694356A (en) | 1994-11-02 | 1997-12-02 | Invoice Technology, Inc. | High resolution analog storage EPROM and flash EPROM |
JPH0945085A (ja) | 1995-07-28 | 1997-02-14 | Nec Corp | 半導体メモリ |
US5633832A (en) | 1995-09-26 | 1997-05-27 | Alliance Semiconductor Corporation | Reduced area word line driving circuit for random access memory |
US5657277A (en) | 1996-04-23 | 1997-08-12 | Micron Technology, Inc. | Memory device tracking circuit |
US5936905A (en) | 1996-09-03 | 1999-08-10 | Townsend And Townsend And Crew Llp | Self adjusting delay circuit and method for compensating sense amplifier clock timing |
US5805507A (en) | 1996-10-01 | 1998-09-08 | Microchip Technology Incorporated | Voltage reference generator for EPROM memory array |
US5867449A (en) | 1997-08-14 | 1999-02-02 | Micron Technology, Inc. | Tracking signals |
US6240030B1 (en) | 1998-12-30 | 2001-05-29 | Samsung Electronics Co., Ltd. | Integrated circuit devices having mode selection circuits that generate a mode signal based on the magnitude of a mode control signal when a power supply signal transitions from a first state to a second state |
US6373753B1 (en) * | 1999-02-13 | 2002-04-16 | Robert J. Proebsting | Memory array having selected word lines driven to an internally-generated boosted voltage that is substantially independent of VDD |
US6208575B1 (en) * | 1999-02-13 | 2001-03-27 | Robert J. Proebsting | Dynamic memory array bit line sense amplifier enabled to drive toward, but stopped before substantially reaching, a source of voltage |
-
2005
- 2005-07-05 US US11/172,873 patent/US7215587B2/en not_active Expired - Fee Related
-
2006
- 2006-07-05 TW TW095124461A patent/TWI305359B/zh not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107403635A (zh) * | 2016-03-25 | 2017-11-28 | 台湾积体电路制造股份有限公司 | 存储器宏及其操作方法 |
US10559333B2 (en) | 2016-03-25 | 2020-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory macro and method of operating the same |
US11031055B2 (en) | 2016-03-25 | 2021-06-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory macro and method of operating the same |
US11651804B2 (en) | 2016-03-25 | 2023-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory macro and method of operating the same |
Also Published As
Publication number | Publication date |
---|---|
US7215587B2 (en) | 2007-05-08 |
TWI305359B (en) | 2009-01-11 |
US20070008771A1 (en) | 2007-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200710871A (en) | Memory device and tracking circuit | |
TW200611276A (en) | De-coupled memory access system and method | |
TWI265526B (en) | Semiconductor memory device and arrangement method thereof | |
TW200627476A (en) | Page-buffer and non-volatile semiconductor memory including page buffer | |
WO2009138739A3 (en) | Source controlled sram | |
TW200620310A (en) | Memory array with fast bit line precharge | |
TW201115586A (en) | Stacked-die memory systems and methods for training stacked-die memory systems | |
TW200614235A (en) | Data readout circuit and semiconductor device having the same | |
TW200710856A (en) | Memory device, memory array segment, and method of programming a memory cell | |
TW200802402A (en) | Non-volatile memory device and methods using the same | |
TW200713651A (en) | Method and structure for peltier-controlled phase change memory | |
TW200634843A (en) | Page buffer circuit of flash memory device | |
DE602005001266D1 (de) | Speicherbaustein mit mehrfunktions-strobe-anschlüssen | |
WO2008094968A3 (en) | Clock circuitry for ddr-sdram memory controller | |
TW200615973A (en) | Semiconductor memory devices and method of sensing bit line thereof | |
TW200615974A (en) | Device for controlling data output for high-speed memory device and method thereof | |
EP1638142A3 (en) | SRAM cell with stacked thin-film transistors | |
TW200700987A (en) | Method and apparatus for performing multi-programmable function with one-time programmable memories | |
TW200703329A (en) | Ferroelectric storage device | |
TW200502957A (en) | Memory devices having bit line precharge circuits with off current precharge control and associated bit line percharge methods | |
TWI263220B (en) | Semiconductor memory device including internal clock doubler | |
TW200609939A (en) | Semiconductor memory apparatus and activation signal generation method for sense amplifier | |
TW200605189A (en) | Semiconductor memory devices having separate read and write global data lines and associated methods | |
WO2008121426A3 (en) | Testing for sram memory data retention | |
TW200735113A (en) | Semiconductor device and operating method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |