TW200643975A - Electronic circuit comprising memory circuit and multiplexer circuit and method for partitioning and operating the multiplexer circuit - Google Patents

Electronic circuit comprising memory circuit and multiplexer circuit and method for partitioning and operating the multiplexer circuit

Info

Publication number
TW200643975A
TW200643975A TW095111733A TW95111733A TW200643975A TW 200643975 A TW200643975 A TW 200643975A TW 095111733 A TW095111733 A TW 095111733A TW 95111733 A TW95111733 A TW 95111733A TW 200643975 A TW200643975 A TW 200643975A
Authority
TW
Taiwan
Prior art keywords
circuit
page
multiplexer
partitioning
operating
Prior art date
Application number
TW095111733A
Other languages
English (en)
Inventor
Jinshu Son
li-qi Wang
Minh V Le
Philip S Ng
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200643975A publication Critical patent/TW200643975A/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
TW095111733A 2005-04-08 2006-04-03 Electronic circuit comprising memory circuit and multiplexer circuit and method for partitioning and operating the multiplexer circuit TW200643975A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/102,906 US7099202B1 (en) 2005-04-08 2005-04-08 Y-mux splitting scheme

Publications (1)

Publication Number Publication Date
TW200643975A true TW200643975A (en) 2006-12-16

Family

ID=36915611

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095111733A TW200643975A (en) 2005-04-08 2006-04-03 Electronic circuit comprising memory circuit and multiplexer circuit and method for partitioning and operating the multiplexer circuit

Country Status (7)

Country Link
US (1) US7099202B1 (zh)
EP (1) EP1866927A4 (zh)
JP (1) JP2008536250A (zh)
KR (1) KR20070116896A (zh)
CN (1) CN101151676B (zh)
TW (1) TW200643975A (zh)
WO (1) WO2006110239A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7180795B1 (en) * 2005-08-05 2007-02-20 Atmel Corporation Method of sensing an EEPROM reference cell
US7505298B2 (en) * 2007-04-30 2009-03-17 Spansion Llc Transfer of non-associated information on flash memory devices
US8050114B2 (en) * 2008-10-14 2011-11-01 Arm Limited Memory device having a single pass-gate transistor per bitline column multiplexer coupled to latch circuitry and method thereof
US8233330B2 (en) * 2008-12-31 2012-07-31 Taiwan Semiconductor Manufacturing Company, Ltd. Sense amplifier used in the write operations of SRAM
US8411513B2 (en) * 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
KR101917295B1 (ko) * 2011-10-27 2018-11-14 에스케이하이닉스 주식회사 반도체 메모리 장치
US20130141992A1 (en) 2011-12-06 2013-06-06 International Business Machines Corporation Volatile memory access via shared bitlines
US20150071020A1 (en) * 2013-09-06 2015-03-12 Sony Corporation Memory device comprising tiles with shared read and write circuits
KR20170143125A (ko) * 2016-06-20 2017-12-29 삼성전자주식회사 기준전압을 생성하기 위한 메모리 셀을 포함하는 메모리 장치
US10566040B2 (en) * 2016-07-29 2020-02-18 Micron Technology, Inc. Variable page size architecture
US10672439B2 (en) * 2018-07-10 2020-06-02 Globalfoundries Inc. Data dependent keeper on global data lines
US11211115B2 (en) * 2020-05-05 2021-12-28 Ecole Polytechnique Federale De Lausanne (Epfl) Associativity-agnostic in-cache computing memory architecture optimized for multiplication
CN116050344B (zh) * 2023-03-07 2023-06-20 芯能量集成电路(上海)有限公司 一种车规芯片

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3044620A1 (de) * 1980-11-27 1982-07-08 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Digitales nachrichtenuebertragungssystem
DE3774369D1 (de) * 1986-08-22 1991-12-12 Fujitsu Ltd Halbleiter-speicheranordnung.
US5262990A (en) * 1991-07-12 1993-11-16 Intel Corporation Memory device having selectable number of output pins
US5440506A (en) * 1992-08-14 1995-08-08 Harris Corporation Semiconductor ROM device and method
DE19903198C1 (de) * 1999-01-27 2000-05-11 Siemens Ag Integrierter Speicher und entsprechendes Betriebsverfahren
US6163475A (en) * 1999-02-13 2000-12-19 Proebsting; Robert J. Bit line cross-over layout arrangement
US6738279B1 (en) 1999-07-06 2004-05-18 Virage Logic Corporation Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects
US6091620A (en) 1999-07-06 2000-07-18 Virage Logic Corporation Multi-bank memory with word-line banking, bit-line banking and I/O multiplexing utilizing tilable interconnects
DE60017704D1 (de) * 2000-02-29 2005-03-03 St Microelectronics Srl Spaltedekodierer für das Lesen von Seiten in einem Halbleiterspeicher
EP1137011B1 (en) * 2000-03-21 2008-12-10 STMicroelectronics S.r.l. String programmable nonvolatile memory with NOR architecture
US6452855B1 (en) * 2001-01-05 2002-09-17 International Business Machines Corp. DRAM array interchangeable between single-cell and twin-cell array operation
US6377507B1 (en) * 2001-04-06 2002-04-23 Integrated Memory Technologies, Inc. Non-volatile memory device having high speed page mode operation
US7042770B2 (en) * 2001-07-23 2006-05-09 Samsung Electronics Co., Ltd. Memory devices with page buffer having dual registers and method of using the same
ITMI20012817A1 (it) * 2001-12-28 2003-06-28 St Microelectronics Srl Struttura di decodifica per un dispositivo di memoria con codice di controllo
JP4614650B2 (ja) * 2003-11-13 2011-01-19 ルネサスエレクトロニクス株式会社 半導体記憶装置

Also Published As

Publication number Publication date
WO2006110239A1 (en) 2006-10-19
JP2008536250A (ja) 2008-09-04
KR20070116896A (ko) 2007-12-11
EP1866927A4 (en) 2009-02-25
US7099202B1 (en) 2006-08-29
CN101151676B (zh) 2011-09-28
EP1866927A1 (en) 2007-12-19
CN101151676A (zh) 2008-03-26

Similar Documents

Publication Publication Date Title
TW200643975A (en) Electronic circuit comprising memory circuit and multiplexer circuit and method for partitioning and operating the multiplexer circuit
TW200703357A (en) Data input and data output control device and method
WO2007134247A3 (en) Dynamic cell bit resolution
TW200721190A (en) Semiconductor device
MY134170A (en) High-density memory utilizing multiplexers to reduce bit line pitch constraints
TW200721446A (en) Integrated circuit device and electronic instrument
TW200604787A (en) Method for testing and programming memory devices and system for same
TW200638425A (en) Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same
WO2006130208A3 (en) Translation information retrieval
TW200632927A (en) Memory circuit
TW200611276A (en) De-coupled memory access system and method
TWI265528B (en) Addressing circuit for a cross-point memory array including cross-point resistive elements
TW200606955A (en) Semiconductor storage device
WO2008051350A3 (en) Mapping primary operations sequences of an algorithm in ram
WO2003007303A3 (en) Memory device having different burst order addressing for read and write operations
GB2439851A (en) System having cache memory and method of accessing
WO2007112127A3 (en) Memory array with readout isolation
TW200612430A (en) Semiconductor memory device and package thereof, and memory card using the same
TW200506953A (en) Circuit and/or method for implementing a patch mechanism for embedded program ROM
TW200745935A (en) An electronic device having a memory element and method of operation therefor
WO2010093657A3 (en) Microcontroller with linear memory in a banked memory
EP0890953A3 (en) Memory device providing burst read access and write access from a single address input
WO2011062680A3 (en) Memory device and method thereof
TW200636721A (en) Memory device with pre-fetch circuit and pre-fetch method
AU2001288553A1 (en) Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner