TW200629418A - Method of making a double gate semiconductor device with self-aligned gates and structure thereof - Google Patents
Method of making a double gate semiconductor device with self-aligned gates and structure thereofInfo
- Publication number
- TW200629418A TW200629418A TW094123667A TW94123667A TW200629418A TW 200629418 A TW200629418 A TW 200629418A TW 094123667 A TW094123667 A TW 094123667A TW 94123667 A TW94123667 A TW 94123667A TW 200629418 A TW200629418 A TW 200629418A
- Authority
- TW
- Taiwan
- Prior art keywords
- gate
- substrate
- self
- channel
- making
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 6
- 239000000463 material Substances 0.000 abstract 3
- 238000005530 etching Methods 0.000 abstract 1
- 125000006850 spacer group Chemical group 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/909,095 US20060022264A1 (en) | 2004-07-30 | 2004-07-30 | Method of making a double gate semiconductor device with self-aligned gates and structure thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200629418A true TW200629418A (en) | 2006-08-16 |
Family
ID=35731152
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094123667A TW200629418A (en) | 2004-07-30 | 2005-07-13 | Method of making a double gate semiconductor device with self-aligned gates and structure thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US20060022264A1 (zh) |
TW (1) | TW200629418A (zh) |
WO (1) | WO2006023019A2 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019077485A1 (en) * | 2017-10-19 | 2019-04-25 | International Business Machines Corporation | NANOFILE TRANSISTORS WITH DIFFERENT DIELECTRIC GRID AND EXTRACTION WORKING METALS |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4189549B2 (ja) * | 2002-11-29 | 2008-12-03 | 独立行政法人科学技術振興機構 | 情報記憶素子及びその製造方法並びにメモリアレイ |
DE102004033148B4 (de) * | 2004-07-08 | 2007-02-01 | Infineon Technologies Ag | Verfahren zum Herstellen einer Schicht-Anordnung und Schicht-Anordnung zur Verwendung als Doppelgate-Feldeffekttransistor |
JP2008526040A (ja) * | 2004-12-28 | 2008-07-17 | エヌエックスピー ビー ヴィ | 帯状のチャネルを有する半導体装置及びその製造方法 |
US7838367B2 (en) * | 2004-12-28 | 2010-11-23 | Nxp B.V. | Method for the manufacture of a semiconductor device and a semiconductor device obtained through it |
US7282426B2 (en) * | 2005-03-29 | 2007-10-16 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device having asymmetric dielectric regions and structure thereof |
US7709313B2 (en) * | 2005-07-19 | 2010-05-04 | International Business Machines Corporation | High performance capacitors in planar back gates CMOS |
US7432122B2 (en) * | 2006-01-06 | 2008-10-07 | Freescale Semiconductor, Inc. | Electronic device and a process for forming the electronic device |
US7538002B2 (en) | 2006-02-24 | 2009-05-26 | Freescale Semiconductor, Inc. | Semiconductor process integrating source/drain stressors and interlevel dielectric layer stressors |
FR2899381B1 (fr) * | 2006-03-28 | 2008-07-18 | Commissariat Energie Atomique | Procede de realisation d'un transistor a effet de champ a grilles auto-alignees |
DE102006019937B4 (de) * | 2006-04-28 | 2010-11-25 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zur Herstellung eines SOI-Transistors mit eingebetteter Verformungsschicht und einem reduzierten Effekt des potentialfreien Körpers |
FR2913526B1 (fr) | 2007-03-09 | 2009-05-29 | Commissariat Energie Atomique | Procede de fabrication d'un transistor a effet de champ a grilles auto-alignees |
US7943997B2 (en) | 2008-04-17 | 2011-05-17 | International Business Machines Corporation | Fully-depleted low-body doping field effect transistor (FET) with reverse short channel effects (SCE) induced by self-aligned edge back-gate(s) |
KR20100079968A (ko) * | 2008-12-31 | 2010-07-08 | 주식회사 하이닉스반도체 | 반도체 장치 및 그의 제조방법 |
US7897468B1 (en) * | 2009-09-10 | 2011-03-01 | International Business Machines Corporation | Device having self-aligned double gate formed by backside engineering, and device having super-steep retrograded island |
CN101924138B (zh) * | 2010-06-25 | 2013-02-06 | 中国科学院上海微系统与信息技术研究所 | 防止浮体及自加热效应的mos器件结构及其制备方法 |
US8796096B2 (en) * | 2012-12-04 | 2014-08-05 | International Business Machines Corporation | Self-aligned double-gate graphene transistor |
US9515181B2 (en) | 2014-08-06 | 2016-12-06 | Qualcomm Incorporated | Semiconductor device with self-aligned back side features |
CN105845544B (zh) | 2015-01-14 | 2021-02-19 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法和电子装置 |
US9466729B1 (en) * | 2015-05-08 | 2016-10-11 | Qualcomm Incorporated | Etch stop region based fabrication of bonded semiconductor structures |
CN106298554B (zh) * | 2015-05-21 | 2019-04-09 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法和电子装置 |
US9514942B1 (en) | 2016-03-03 | 2016-12-06 | Globalfoundries Inc. | Method of forming a gate mask for fabricating a structure of gate lines |
CN108037131B (zh) * | 2017-12-21 | 2020-10-16 | 上海华力微电子有限公司 | 一种对插塞缺陷进行检测的方法 |
US11532720B2 (en) * | 2020-04-29 | 2022-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
US20230147329A1 (en) * | 2021-11-08 | 2023-05-11 | International Business Machines Corporation | Single Process Double Gate and Variable Threshold Voltage MOSFET |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5773331A (en) * | 1996-12-17 | 1998-06-30 | International Business Machines Corporation | Method for making single and double gate field effect transistors with sidewall source-drain contacts |
US6348715B1 (en) * | 1997-12-15 | 2002-02-19 | Lg Semicon Co., Ltd. | SOI (silicon on insulator) device |
US6762447B1 (en) * | 1999-02-05 | 2004-07-13 | Infineon Technologies North America Corp. | Field-shield-trench isolation for gigabit DRAMs |
US6339002B1 (en) * | 1999-02-10 | 2002-01-15 | International Business Machines Corporation | Method utilizing CMP to fabricate double gate MOSFETS with conductive sidewall contacts |
US6642115B1 (en) * | 2000-05-15 | 2003-11-04 | International Business Machines Corporation | Double-gate FET with planarized surfaces and self-aligned silicides |
JP3833903B2 (ja) * | 2000-07-11 | 2006-10-18 | 株式会社東芝 | 半導体装置の製造方法 |
US6335214B1 (en) * | 2000-09-20 | 2002-01-01 | International Business Machines Corporation | SOI circuit with dual-gate transistors |
US6372559B1 (en) * | 2000-11-09 | 2002-04-16 | International Business Machines Corporation | Method for self-aligned vertical double-gate MOSFET |
US6611023B1 (en) * | 2001-05-01 | 2003-08-26 | Advanced Micro Devices, Inc. | Field effect transistor with self alligned double gate and method of forming same |
US6461900B1 (en) * | 2001-10-18 | 2002-10-08 | Chartered Semiconductor Manufacturing Ltd. | Method to form a self-aligned CMOS inverter using vertical device integration |
US6580132B1 (en) * | 2002-04-10 | 2003-06-17 | International Business Machines Corporation | Damascene double-gate FET |
DE10306315B4 (de) * | 2003-02-14 | 2007-12-20 | Qimonda Ag | Halbleitervorrichtung und entsprechendes Herstellungsverfahren |
US7060539B2 (en) * | 2004-03-01 | 2006-06-13 | International Business Machines Corporation | Method of manufacture of FinFET devices with T-shaped fins and devices manufactured thereby |
-
2004
- 2004-07-30 US US10/909,095 patent/US20060022264A1/en not_active Abandoned
-
2005
- 2005-06-16 WO PCT/US2005/021329 patent/WO2006023019A2/en active Application Filing
- 2005-07-13 TW TW094123667A patent/TW200629418A/zh unknown
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019077485A1 (en) * | 2017-10-19 | 2019-04-25 | International Business Machines Corporation | NANOFILE TRANSISTORS WITH DIFFERENT DIELECTRIC GRID AND EXTRACTION WORKING METALS |
US10553495B2 (en) | 2017-10-19 | 2020-02-04 | International Business Machines Corporation | Nanosheet transistors with different gate dielectrics and workfunction metals |
GB2579533A (en) * | 2017-10-19 | 2020-06-24 | Ibm | Nanosheet transistors with different gate dielectrics and workfunction metals |
GB2579533B (en) * | 2017-10-19 | 2020-11-04 | Ibm | Nanosheet transistors with different gate dielectrics and workfunction metals |
JP2021500738A (ja) * | 2017-10-19 | 2021-01-07 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | 半導体デバイスを形成する方法および半導体デバイス |
US11069577B2 (en) | 2017-10-19 | 2021-07-20 | International Business Machines Corporation | Nanosheet transistors with different gate dielectrics and workfunction metals |
US11101182B2 (en) | 2017-10-19 | 2021-08-24 | International Business Machines Corporation | Nanosheet transistors with different gate dielectrics and workfunction metals |
JP7184885B2 (ja) | 2017-10-19 | 2022-12-06 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体デバイスを形成する方法および半導体デバイス |
Also Published As
Publication number | Publication date |
---|---|
US20060022264A1 (en) | 2006-02-02 |
WO2006023019A3 (en) | 2006-11-02 |
WO2006023019A2 (en) | 2006-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200629418A (en) | Method of making a double gate semiconductor device with self-aligned gates and structure thereof | |
US7691752B2 (en) | Methods of forming improved EPI fill on narrow isolation bounded source/drain regions and structures formed thereby | |
SE0303099D0 (sv) | Method in the fabrication of a monolithically integrated high frequency circuit | |
WO2005045900A3 (en) | Method of fabricating a finfet | |
ATE509374T1 (de) | Herstellungsverfahren eines vertikalen mosfets mit graben-gate | |
TWI256728B (en) | A recessed polysilicon gate structure for a stained silicon MOSFET device | |
SG137692A1 (en) | Method for forming variable-k gate dielectric | |
TW200507099A (en) | Process for forming dual metal gate structures | |
TW200739745A (en) | Methods for fabrication of a stressed MOS device | |
TW200711054A (en) | A method of manufacturing a transistor and a method of forming a memory device | |
TW200802617A (en) | Etched nanofin transistors | |
TW200707593A (en) | A method of making a metal gate semiconductor device | |
TW200625471A (en) | Semiconductor device employing an extension spacer and method of forming the same | |
CN106653841A (zh) | 半导体结构及其形成方法 | |
WO2009042981A3 (en) | Method to introduce uniaxial strain in multigate nanoscale transistors by self aligned si to sige conversion processes and structures formed thereby | |
WO2007127533A3 (en) | Method for forming a semiconductor device having a fin and structure thereof | |
WO2007069151A3 (en) | Field effect transistor structure with an insulating layer at the junction | |
TW200743157A (en) | Method of fabricating metal oxide semiconductor | |
US20080237741A1 (en) | Methods of forming improved epi fill on narrow isolation bounded source/drain regions and structures formed thereby | |
JP2007510308A5 (zh) | ||
TWI268545B (en) | Method of forming semiconductor structures | |
TW200735189A (en) | Method for fabricating semiconductor device with dual poly-recess gate | |
TW200616097A (en) | Method of manufacturing a semiconductor device and semiconductor device obtained with such a method | |
WO2006107414A3 (en) | Method of forming an electronic device | |
TW200721371A (en) | System and method for improving mesa width in a semiconductor device |