TW200608704A - Dynamic logic register - Google Patents
Dynamic logic registerInfo
- Publication number
- TW200608704A TW200608704A TW094126668A TW94126668A TW200608704A TW 200608704 A TW200608704 A TW 200608704A TW 094126668 A TW094126668 A TW 094126668A TW 94126668 A TW94126668 A TW 94126668A TW 200608704 A TW200608704 A TW 200608704A
- Authority
- TW
- Taiwan
- Prior art keywords
- evaluation
- node
- logic
- charged
- dynamic
- Prior art date
Links
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/925,307 US7212039B2 (en) | 2003-08-27 | 2004-08-24 | Dynamic logic register |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200608704A true TW200608704A (en) | 2006-03-01 |
TWI300652B TWI300652B (en) | 2008-09-01 |
Family
ID=35963991
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94126668A TWI300652B (en) | 2004-08-24 | 2005-08-08 | Dynamic logic register |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN100373775C (zh) |
TW (1) | TWI300652B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI407697B (zh) * | 2009-09-01 | 2013-09-01 | Via Tech Inc | 動態時脈回授閂鎖電路以及其閂鎖方法 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8179178B2 (en) * | 2009-08-13 | 2012-05-15 | Via Technologies, Inc. | Registers with reduced voltage clocks |
US7990180B2 (en) * | 2009-09-09 | 2011-08-02 | Via Technologies, Inc. | Fast dynamic register |
CN103714860B (zh) * | 2013-04-24 | 2016-05-11 | 威盛电子股份有限公司 | 快速动态寄存器、寄存方法、集成电路 |
US9053815B2 (en) * | 2013-05-28 | 2015-06-09 | Nanya Technology Corporation | Circuit in dynamic random access memory devices |
US9628054B1 (en) * | 2016-01-06 | 2017-04-18 | Global Unichip Corporation | Current-mode logic latch circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5075386A (en) * | 1990-04-12 | 1991-12-24 | Eastman Kodak Company | Cross-linkable hot-melt adhesive and method of producing same |
US6549038B1 (en) * | 2000-09-14 | 2003-04-15 | University Of Washington | Method of high-performance CMOS design |
US6498514B2 (en) * | 2001-04-30 | 2002-12-24 | Intel Corporation | Domino circuit |
-
2005
- 2005-08-08 TW TW94126668A patent/TWI300652B/zh active
- 2005-08-18 CN CNB2005100906996A patent/CN100373775C/zh active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI407697B (zh) * | 2009-09-01 | 2013-09-01 | Via Tech Inc | 動態時脈回授閂鎖電路以及其閂鎖方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100373775C (zh) | 2008-03-05 |
TWI300652B (en) | 2008-09-01 |
CN1731679A (zh) | 2006-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200637136A (en) | Clock circuit and method | |
TW200608704A (en) | Dynamic logic register | |
DE60334702D1 (de) | Ereignisgesteuerte dynamische logik für verringerte stromaufnahme | |
TW200700755A (en) | System and scanout circuits with error resilience circuit | |
TW200601699A (en) | Latch circuit | |
AU6365500A (en) | Method and apparatus for adjusting control signal timing in a memory device | |
TW200709565A (en) | N-domino register with accelerated non-discharge path | |
TW200743084A (en) | A shift register circuit and a pull high element thereof | |
KR20140113271A (ko) | 클럭 캐스코드 상보 스위치 로직을 이용한 집적 클럭 게이팅 장치 | |
TW200801891A (en) | Dynamic timing adjustment in a circuit device | |
TW200727584A (en) | Signal generating system and pulse generator | |
CN106257835A (zh) | 一种25%占空比时钟信号产生电路 | |
TW200639808A (en) | Signal processing circuits and methods, and memory systems | |
TW465188B (en) | Clock gate buffer circuit | |
TW200644430A (en) | Amplifier-based flop-flop circuit | |
DE602005016687D1 (de) | Prüfung einer schaltung mit asynchronem zeitgeber | |
WO2007065040A3 (en) | Comparator circuit | |
WO2007010503A3 (en) | 4-level logic decoder | |
TW200520382A (en) | Dynamic logic return-to-zero latching mechanism | |
TW200744048A (en) | Interface circuit for data transmission and method thereof | |
TWI263898B (en) | Dynamic logic register | |
KR100942976B1 (ko) | 데이터 정렬 회로와 그의 구동 방법 | |
JP4766937B2 (ja) | イベント駆動型論理回路 | |
JP2012070233A (ja) | エッジ検出回路及びエッジ検出方法 | |
GB201211426D0 (en) | Data tranfer between clock domains |