DE602005016687D1 - Prüfung einer schaltung mit asynchronem zeitgeber - Google Patents

Prüfung einer schaltung mit asynchronem zeitgeber

Info

Publication number
DE602005016687D1
DE602005016687D1 DE602005016687T DE602005016687T DE602005016687D1 DE 602005016687 D1 DE602005016687 D1 DE 602005016687D1 DE 602005016687 T DE602005016687 T DE 602005016687T DE 602005016687 T DE602005016687 T DE 602005016687T DE 602005016687 D1 DE602005016687 D1 DE 602005016687D1
Authority
DE
Germany
Prior art keywords
test
feedback loop
shift register
circuit
timing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE602005016687T
Other languages
English (en)
Inventor
Adrianus M Peeters
Beest Frank J Te
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of DE602005016687D1 publication Critical patent/DE602005016687D1/de
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Electronic Switches (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
DE602005016687T 2004-08-03 2005-07-21 Prüfung einer schaltung mit asynchronem zeitgeber Expired - Fee Related DE602005016687D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04103731 2004-08-03
PCT/IB2005/052455 WO2006013524A1 (en) 2004-08-03 2005-07-21 Testing of a circuit that has an asynchronous timing circuit

Publications (1)

Publication Number Publication Date
DE602005016687D1 true DE602005016687D1 (de) 2009-10-29

Family

ID=35431121

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005016687T Expired - Fee Related DE602005016687D1 (de) 2004-08-03 2005-07-21 Prüfung einer schaltung mit asynchronem zeitgeber

Country Status (7)

Country Link
US (1) US20080288837A1 (de)
EP (1) EP1776596B1 (de)
JP (1) JP2008509388A (de)
CN (1) CN1993626A (de)
AT (1) ATE443268T1 (de)
DE (1) DE602005016687D1 (de)
WO (1) WO2006013524A1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009007906A1 (en) * 2007-07-10 2009-01-15 Koninklijke Philips Electronics N.V. Circuitry for synchronous testing of an asynchronous logic module
WO2009060259A1 (en) * 2007-11-06 2009-05-14 Koninklijke Philips Electronics, N.V. Testing of a circuit that has an asynchronous timing circuit
WO2010001187A1 (en) * 2008-06-30 2010-01-07 John Bainbridge Circuit to provide testability to a self-timed circuit
JP5761819B2 (ja) * 2010-06-17 2015-08-12 国立大学法人 奈良先端科学技術大学院大学 スキャン非同期記憶素子およびそれを備えた半導体集積回路ならびにその設計方法およびテストパターン生成方法
US9412705B2 (en) 2011-06-27 2016-08-09 Thin Film Electronics Asa Short circuit reduction in a ferroelectric memory cell comprising a stack of layers arranged on a flexible substrate
EP2740122B1 (de) 2011-06-27 2016-08-31 Thin Film Electronics ASA Kurzschlussreduktion bei einer elektronischen komponente mit einem auf einem flexiblen substrat angeordneten schichtstapel
CN102313871B (zh) * 2011-09-09 2013-09-18 山东华芯半导体有限公司 总线式测试节点链系统
US10884058B2 (en) * 2017-04-18 2021-01-05 Cryptography Research, Inc. Self-test of an asynchronous circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3761695A (en) * 1972-10-16 1973-09-25 Ibm Method of level sensitive testing a functional logic system
US4698588A (en) * 1985-10-23 1987-10-06 Texas Instruments Incorporated Transparent shift register latch for isolating peripheral ports during scan testing of a logic circuit
US5239213A (en) * 1990-04-30 1993-08-24 Advanced Micro Devices, Inc. Precision timing control programmable logic device
US5365125A (en) * 1992-07-23 1994-11-15 Xilinx, Inc. Logic cell for field programmable gate array having optional internal feedback and optional cascade
US5896046A (en) * 1997-01-27 1999-04-20 International Business Machines Corporation Latch structure for ripple domino logic
US6918074B2 (en) * 2002-06-28 2005-07-12 Intel Corporation At speed testing asynchronous signals
US7436917B2 (en) * 2004-07-29 2008-10-14 Hewlett-Packard Development Company, L.P. Controller for clock synchronizer

Also Published As

Publication number Publication date
ATE443268T1 (de) 2009-10-15
EP1776596A1 (de) 2007-04-25
CN1993626A (zh) 2007-07-04
JP2008509388A (ja) 2008-03-27
EP1776596B1 (de) 2009-09-16
WO2006013524B1 (en) 2006-04-27
WO2006013524A1 (en) 2006-02-09
US20080288837A1 (en) 2008-11-20

Similar Documents

Publication Publication Date Title
US7038494B2 (en) Scan chain element and associated method
WO2008014129A3 (en) Test circuit, system, and method for testing one or more circuit components arranged upon a common printed circuit board
TW200717239A (en) Semiconductor integrated circuit device
TW200703176A (en) Shift register circuit and drive control apparatus
DE60139777D1 (de) Verfahren und vorrichtung zum verstellen der phase einer eingangs-/ausgangsschaltung
DE602006013600D1 (de) Testen einer integrierten schaltung mit mehreren taktdomänen
TW200801891A (en) Dynamic timing adjustment in a circuit device
ATE421098T1 (de) Schaltung mit asynchron arbeitenden komponenten
DE602005016687D1 (de) Prüfung einer schaltung mit asynchronem zeitgeber
DE602005009659D1 (de) Prüfung von schaltungen mit mehreren taktdomänen
ATE436028T1 (de) Prüfbare elektronische schaltung
ATE470936T1 (de) Digitaler datenpuffer
GB2327127B (en) Test chip circuit for on-chip timing characterization
US20020053937A1 (en) Selective modification of clock pulses
WO2008021739A3 (en) Register with a context switch device and method of context switching
US10205454B2 (en) Glitch free asynchronous clock multiplexer
US9024661B2 (en) Glitch free clock multiplexer
DE602007003319D1 (de) Frequenzteilerschaltungen
TW200637147A (en) Data latch circuit of semiconductor device
TW200746170A (en) Memory circuit
ATE476670T1 (de) Timing-generator und halbleiterprüfvorrichtung
KR101752580B1 (ko) 메모리 디바이스에 대한 전력 관리
US20180351537A1 (en) Asynchronous clock gating circuit
US9231569B2 (en) Variable delay and setup time flip-flop
TW200608704A (en) Dynamic logic register

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee