TW200520105A - Method of making nonvolatile transistor pairs with shared control gate - Google Patents

Method of making nonvolatile transistor pairs with shared control gate

Info

Publication number
TW200520105A
TW200520105A TW093126670A TW93126670A TW200520105A TW 200520105 A TW200520105 A TW 200520105A TW 093126670 A TW093126670 A TW 093126670A TW 93126670 A TW93126670 A TW 93126670A TW 200520105 A TW200520105 A TW 200520105A
Authority
TW
Taiwan
Prior art keywords
poly
pair
floating gate
remnants
devices
Prior art date
Application number
TW093126670A
Other languages
English (en)
Inventor
Bohumil Lojek
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200520105A publication Critical patent/TW200520105A/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
TW093126670A 2003-09-04 2004-09-03 Method of making nonvolatile transistor pairs with shared control gate TW200520105A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/656,071 US6905926B2 (en) 2003-09-04 2003-09-04 Method of making nonvolatile transistor pairs with shared control gate

Publications (1)

Publication Number Publication Date
TW200520105A true TW200520105A (en) 2005-06-16

Family

ID=34226274

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093126670A TW200520105A (en) 2003-09-04 2004-09-03 Method of making nonvolatile transistor pairs with shared control gate

Country Status (5)

Country Link
US (2) US6905926B2 (zh)
EP (1) EP1665356A2 (zh)
CN (1) CN1875468A (zh)
TW (1) TW200520105A (zh)
WO (1) WO2005027194A2 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050239250A1 (en) * 2003-08-11 2005-10-27 Bohumil Lojek Ultra dense non-volatile memory array
US6905926B2 (en) * 2003-09-04 2005-06-14 Atmel Corporation Method of making nonvolatile transistor pairs with shared control gate
US7554151B2 (en) * 2005-11-03 2009-06-30 Atmel Corporation Low voltage non-volatile memory cell with electrically transparent control gate
US20070166971A1 (en) * 2006-01-17 2007-07-19 Atmel Corporation Manufacturing of silicon structures smaller than optical resolution limits
US7439567B2 (en) * 2006-08-09 2008-10-21 Atmel Corporation Contactless nonvolatile memory array
US20080116447A1 (en) * 2006-11-20 2008-05-22 Atmel Corporation Non-volatile memory transistor with quantum well charge trap
US7494870B2 (en) * 2007-01-12 2009-02-24 Sandisk Corporation Methods of forming NAND memory with virtual channel
KR101518332B1 (ko) * 2008-12-01 2015-05-08 삼성전자주식회사 반도체 장치 제조 방법

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5352618A (en) * 1993-07-30 1994-10-04 Atmel Corporation Method for forming thin tunneling windows in EEPROMs
US5516713A (en) * 1994-09-06 1996-05-14 United Microelectronics Corporation Method of making high coupling ratio NAND type flash memory
US5761121A (en) * 1996-10-31 1998-06-02 Programmable Microelectronics Corporation PMOS single-poly non-volatile memory structure
US5972752A (en) * 1997-12-29 1999-10-26 United Semiconductor Corp. Method of manufacturing a flash memory cell having a tunnel oxide with a long narrow top profile
US6159807A (en) * 1998-09-21 2000-12-12 International Business Machines Corporation Self-aligned dynamic threshold CMOS device
US6174771B1 (en) * 1998-11-17 2001-01-16 Winbond Electronics Corp. Split gate flash memory cell with self-aligned process
US6369422B1 (en) * 2001-05-01 2002-04-09 Atmel Corporation Eeprom cell with asymmetric thin window
US6709921B2 (en) * 2001-09-27 2004-03-23 Macronix International Co., Ltd. Fabrication method for a flash memory device with a split floating gate and a structure thereof
US6657252B2 (en) * 2002-03-19 2003-12-02 International Business Machines Corporation FinFET CMOS with NVRAM capability
US6624027B1 (en) * 2002-05-09 2003-09-23 Atmel Corporation Ultra small thin windows in floating gate transistors defined by lost nitride spacers
US6888755B2 (en) * 2002-10-28 2005-05-03 Sandisk Corporation Flash memory cell arrays having dual control gates per memory cell charge storage element
US6905926B2 (en) 2003-09-04 2005-06-14 Atmel Corporation Method of making nonvolatile transistor pairs with shared control gate

Also Published As

Publication number Publication date
US20050054160A1 (en) 2005-03-10
WO2005027194A3 (en) 2005-05-19
CN1875468A (zh) 2006-12-06
WO2005027194A2 (en) 2005-03-24
US20050194632A1 (en) 2005-09-08
EP1665356A2 (en) 2006-06-07
US7348626B2 (en) 2008-03-25
US6905926B2 (en) 2005-06-14

Similar Documents

Publication Publication Date Title
US9324725B2 (en) Semiconductor device and a manufacturing method thereof
US9508837B2 (en) Semiconductor device and method of manufacturing same
TWI591831B (zh) 非揮發性記憶體裝置及其製造方法
JP2004282029A (ja) ２つに分離されたゲート及び自己整列されたオキサイド−ナイトライド−オキサイド（ｏｎｏ）を有する局部的シリコン−オキサイド−ナイトライド−オキサイド−シリコン（ｓｏｎｏｓ）型構造体及びその製造方法
US10418451B1 (en) Split-gate flash memory cell with varying insulation gate oxides, and method of forming same
US10593687B2 (en) Semiconductor device and manufacturing method thereof
JP2007524233A (ja) 短チャネル効果を減少させる埋め込みチャネルフラッシュ構造
US9412878B2 (en) Semiconductor device and manufacturing method thereof
US20170062440A1 (en) Semiconductor device and method of manufacturing semiconductor device
US10192879B2 (en) Semiconductor device and manufacturing method thereof
US5977584A (en) Memory devices containing dual-string NOR memory arrays therein
TW200518268A (en) Improved method for manufacturing a 2-transistor memory cell, and improved memory cell thus obtained
DE60333452D1 (de) Speicherzellen mit schwebenden gates mit erhötem kopplungsverhältnis
KR100654559B1 (ko) 노어형 플래시 메모리 셀 어레이 및 그의 제조 방법
TW200737360A (en) Non-volatile memory array formed by a plurality of fin blocks forming memory cells, a floating gate MOS non-volatile memory transistor thereof, and method of manufacturing the same
TW200520105A (en) Method of making nonvolatile transistor pairs with shared control gate
KR20070049731A (ko) 플래시 메모리 및 그 제조방법
CN106298677A (zh) 半导体存储器及其制造方法
US6977408B1 (en) High-performance non-volatile memory device and fabrication process
JP2005026696A (ja) Ｅｅｐｒｏｍ素子およびその製造方法
KR20020003761A (ko) 이중 스페이서를 갖는 비휘발성 메모리 소자 제조 방법
WO2011057062A4 (en) Dual conducting floating spacer metal oxide semiconductor field effect transistor (dcfs mosfet) and method to fabricate the same
CN103681800A (zh) 多次可编程半导体器件及其制造方法
TWM502247U (zh) 非揮發性記憶體
KR100671600B1 (ko) 플래쉬 메모리 소자