TW200517833A - Read access and storage circuitry read allocation applicable to a cache - Google Patents

Read access and storage circuitry read allocation applicable to a cache

Info

Publication number
TW200517833A
TW200517833A TW093113540A TW93113540A TW200517833A TW 200517833 A TW200517833 A TW 200517833A TW 093113540 A TW093113540 A TW 093113540A TW 93113540 A TW93113540 A TW 93113540A TW 200517833 A TW200517833 A TW 200517833A
Authority
TW
Taiwan
Prior art keywords
read
cache
storage circuitry
allocation
access
Prior art date
Application number
TW093113540A
Other languages
English (en)
Chinese (zh)
Inventor
William C Moyer
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200517833A publication Critical patent/TW200517833A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
TW093113540A 2003-05-21 2004-05-13 Read access and storage circuitry read allocation applicable to a cache TW200517833A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/442,718 US6954826B2 (en) 2003-05-21 2003-05-21 Read access and storage circuitry read allocation applicable to a cache

Publications (1)

Publication Number Publication Date
TW200517833A true TW200517833A (en) 2005-06-01

Family

ID=33450268

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093113540A TW200517833A (en) 2003-05-21 2004-05-13 Read access and storage circuitry read allocation applicable to a cache

Country Status (7)

Country Link
US (2) US6954826B2 (cg-RX-API-DMAC7.html)
EP (1) EP1629385A4 (cg-RX-API-DMAC7.html)
JP (1) JP5066666B2 (cg-RX-API-DMAC7.html)
KR (1) KR101053008B1 (cg-RX-API-DMAC7.html)
CN (1) CN1791865B (cg-RX-API-DMAC7.html)
TW (1) TW200517833A (cg-RX-API-DMAC7.html)
WO (1) WO2004107248A2 (cg-RX-API-DMAC7.html)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7555605B2 (en) * 2006-09-28 2009-06-30 Freescale Semiconductor, Inc. Data processing system having cache memory debugging support and method therefor
US8370562B2 (en) * 2007-02-25 2013-02-05 Sandisk Il Ltd. Interruptible cache flushing in flash memory systems
US20080288725A1 (en) * 2007-05-14 2008-11-20 Moyer William C Method and apparatus for cache transactions in a data processing system
US8667226B2 (en) 2008-03-24 2014-03-04 Freescale Semiconductor, Inc. Selective interconnect transaction control for cache coherency maintenance
US8495287B2 (en) * 2010-06-24 2013-07-23 International Business Machines Corporation Clock-based debugging for embedded dynamic random access memory element in a processor core
US20120066676A1 (en) * 2010-09-09 2012-03-15 Yao Zu Dong Disabling circuitry from initiating modification, at least in part, of state-associated information
US8990660B2 (en) 2010-09-13 2015-03-24 Freescale Semiconductor, Inc. Data processing system having end-to-end error correction and method therefor
US8504777B2 (en) * 2010-09-21 2013-08-06 Freescale Semiconductor, Inc. Data processor for processing decorated instructions with cache bypass
US8566672B2 (en) 2011-03-22 2013-10-22 Freescale Semiconductor, Inc. Selective checkbit modification for error correction
US9086977B2 (en) 2011-04-19 2015-07-21 Freescale Semiconductor, Inc. Cache memory with dynamic lockstep support
US9208036B2 (en) 2011-04-19 2015-12-08 Freescale Semiconductor, Inc. Dynamic lockstep cache memory replacement logic
US8607121B2 (en) 2011-04-29 2013-12-10 Freescale Semiconductor, Inc. Selective error detection and error correction for a memory interface
US8990657B2 (en) 2011-06-14 2015-03-24 Freescale Semiconductor, Inc. Selective masking for error correction
KR101600601B1 (ko) 2014-03-07 2016-03-08 다인시스템주식회사 코일의 내주보호판 밀착장치

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02189658A (ja) * 1989-01-18 1990-07-25 Fuji Xerox Co Ltd キャッシュメモリ
JPH03113655A (ja) * 1989-09-28 1991-05-15 Matsushita Electric Ind Co Ltd キャッシュメモリとプロセッサエレメント
JPH03282831A (ja) * 1990-03-30 1991-12-13 Nec Corp インサーキットエミュレータ
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
JP2636107B2 (ja) * 1991-12-12 1997-07-30 工業技術院長 デバッグ支援装置
GB2265734A (en) * 1992-03-27 1993-10-06 Ibm Free memory cell management system
JPH06511582A (ja) * 1992-07-24 1994-12-22 マイクロソフト　コーポレイション メモリを割り当てそして解放するコンピュータ方法及びシステム
US5689679A (en) * 1993-04-28 1997-11-18 Digital Equipment Corporation Memory system and method for selective multi-level caching using a cache level code
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5829027A (en) * 1994-05-04 1998-10-27 Compaq Computer Corporation Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
US5561779A (en) * 1994-05-04 1996-10-01 Compaq Computer Corporation Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system
JP2680998B2 (ja) * 1994-07-26 1997-11-19 日本電気エンジニアリング株式会社 ビル群管理システム用端末装置
US5689707A (en) * 1995-12-04 1997-11-18 Ncr Corporation Method and apparatus for detecting memory leaks using expiration events and dependent pointers to indicate when a memory allocation should be de-allocated
US5745728A (en) * 1995-12-13 1998-04-28 International Business Machines Corporation Process or renders repeat operation instructions non-cacheable
US5819304A (en) * 1996-01-29 1998-10-06 Iowa State University Research Foundation, Inc. Random access memory assembly
JP2000099366A (ja) * 1998-09-21 2000-04-07 Fujitsu Ltd 演算処理装置および演算処理装置のデバッグ方法
US6353829B1 (en) * 1998-12-23 2002-03-05 Cray Inc. Method and system for memory allocation in a multiprocessing environment
US6496902B1 (en) * 1998-12-31 2002-12-17 Cray Inc. Vector and scalar data cache for a vector multiprocessor
US20020174316A1 (en) * 2001-05-18 2002-11-21 Telgen Corporation Dynamic resource management and allocation in a distributed processing device
US6574708B2 (en) * 2001-05-18 2003-06-03 Broadcom Corporation Source controlled cache allocation

Also Published As

Publication number Publication date
US20040236911A1 (en) 2004-11-25
US20050273562A1 (en) 2005-12-08
CN1791865B (zh) 2011-05-18
EP1629385A4 (en) 2008-08-27
KR20060017802A (ko) 2006-02-27
JP5066666B2 (ja) 2012-11-07
US6954826B2 (en) 2005-10-11
US7185148B2 (en) 2007-02-27
WO2004107248A3 (en) 2005-04-07
WO2004107248A2 (en) 2004-12-09
CN1791865A (zh) 2006-06-21
JP2007502480A (ja) 2007-02-08
EP1629385A2 (en) 2006-03-01
KR101053008B1 (ko) 2011-07-29

Similar Documents

Publication Publication Date Title
TW200517833A (en) Read access and storage circuitry read allocation applicable to a cache
TW200500855A (en) Memory management in a data processing system
DE60321660D1 (de) Verfahren und system zur speicherung und weiterleitung von multimedia-tags
WO2003005207A1 (en) Content management method and content management apparatus
DE60224060D1 (de) Verwendung von daten gespeichert in einem lese-zerstörenden speicher
MY147064A (en) Audio metadata verification
BRPI0406525A (pt) técnicas de gravação de conteúdo
WO2004081707A3 (en) Data processing system with peripheral access protection and method therefor
BR0106082A (pt) Aparelho e método de processamento de informações, meio de gravação, e, programa
ATE426893T1 (de) Kassetten mit speichern
SG133534A1 (en) System for improving endurance and data retention in memory devices
DE60318212D1 (de) DVD Kopierschutz
SG158076A1 (en) Warehouse system
MY126422A (en) Data storage, data processing system and method
EP1114659A3 (en) Game system and computer-readable storage medium therefor
WO2002084526A3 (en) Content recording/playback apparatus, and recording medium storing program for content recording/playback
TW200625097A (en) Data file storing multiple date types with controlled data access
DE60141141D1 (de) Mechanismus zur implementierung einer transparenten z-komprimierung
WO2003083663A3 (en) Use of context identifiers in cache memory
BRPI0410734A (pt) meio fìsico de gravação tendo estrutura de dados para gerenciar seus dados principais e dados adicionais de conteúdo e métodos e aparelhos de gravação e reprodução
TW200605048A (en) Information recording medium, recording/reproducing apparatus, and recording/reproducing method
TW200639816A (en) Magnetic tape write once overwrite protection
TW200501121A (en) Information storage medium and method and apparatus for recording and/or reproducing data
EP1480103A3 (en) System for protecting digital content against unauthorised use
MY150127A (en) Information carrier comprising access information