SU858206A1 - Device for control of analogue-to-code converter of successive approximation - Google Patents
Device for control of analogue-to-code converter of successive approximation Download PDFInfo
- Publication number
- SU858206A1 SU858206A1 SU792788841A SU2788841A SU858206A1 SU 858206 A1 SU858206 A1 SU 858206A1 SU 792788841 A SU792788841 A SU 792788841A SU 2788841 A SU2788841 A SU 2788841A SU 858206 A1 SU858206 A1 SU 858206A1
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- analogue
- control
- successive approximation
- code converter
- trigger
- Prior art date
Links
Landscapes
- Control By Computers (AREA)
Description
1one
Изобретение относитс к автоматике, телемеханике и вычислительной технике и может быть использовано, в частности в преобразовател х аналоговых сиг- j налов в цифровой код.The invention relates to automation, telemechanics and computer technology and can be used, in particular, in converters of analog signals to digital code.
Известно устройство управлени преобразователем, содержащее триггер запуска, формирователь задержанных импульсов , элементы И,. И-НЕ , схему JQ стробировани выходного сигнала элемента сравнени , регистр, каждый разр д которого содержит управл ющий элемент И-НЕ и два триггера, состо щие из одного элемента И-ИЛИ-НЕ с входами триггерной св зи и установки, Э элемента И-НЕ дл первого триггера и элемента НЕ дл второго триггера, шину тактируь-вдих импульсов и шину начальной установки l.A converter control device is known comprising a trigger trigger, a delayed pulse shaper, AND elements ,. NAND, JQ gating circuit of the output signal of the comparison element, a register, each bit of which contains an AND-NOT control element and two triggers consisting of one AND-OR-NOT element with trigger connection and installation inputs, -NO for the first trigger and the item NOT for the second trigger, the clock-dead pulse bus and the initial setup bus l.
Недостатком данной схемы вл етс низка надежность и малое быстродействие преобразовани .The disadvantage of this scheme is low reliability and low conversion speed.
Цель изобретени - повышение надежности и увеличение Сыстродействи при сохранении точности преобразовани .The purpose of the invention is to increase the reliability and increase the response rate while maintaining the accuracy of the conversion.
Поставленна цель достигаетс тем, что в известном устройстве управлени преобразователем аналог-код последовательного прибли;хени , содержапее 30This goal is achieved by the fact that in a known converter control device, the analog-code of the serial approximation;
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SU792788841A SU858206A1 (en) | 1979-07-03 | 1979-07-03 | Device for control of analogue-to-code converter of successive approximation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SU792788841A SU858206A1 (en) | 1979-07-03 | 1979-07-03 | Device for control of analogue-to-code converter of successive approximation |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SU858206A1 true SU858206A1 (en) | 1981-08-23 |
Family
ID=20837427
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SU792788841A SU858206A1 (en) | 1979-07-03 | 1979-07-03 | Device for control of analogue-to-code converter of successive approximation |
Country Status (1)
| Country | Link |
|---|---|
| SU (1) | SU858206A1 (en) |
-
1979
- 1979-07-03 SU SU792788841A patent/SU858206A1/en active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SU858206A1 (en) | Device for control of analogue-to-code converter of successive approximation | |
| JPS52135657A (en) | A/d converter | |
| JPS5318373A (en) | Drift compensation system of a/d conversion circuit | |
| SU1478309A1 (en) | Device for selection of synchronization of pulses | |
| SU400024A1 (en) | TIME-PULSE PONIUS CONVERTER | |
| JPS5370653A (en) | Digital output unit | |
| JPS5395552A (en) | High speed memory unit | |
| SU624364A1 (en) | Analogue-digital converter | |
| SU738143A1 (en) | Code-to-time interval converter | |
| SU822175A2 (en) | Series-to-parallel code converter | |
| JPS5430770A (en) | D-a converter | |
| JPS53137659A (en) | A/d conversion system | |
| ES463979A1 (en) | Logic circuits | |
| SU680172A1 (en) | Pulse distributor | |
| SU528689A1 (en) | Trigger trigger | |
| JPS5792919A (en) | Code converter | |
| SU960836A1 (en) | Function generator | |
| SU781851A1 (en) | Multichannel analogue-digital squaring device | |
| SU627475A1 (en) | Square rooting arrangement | |
| SU976385A1 (en) | Electric signal digital stroboscopic converter | |
| SU598066A1 (en) | Decoder | |
| SU764119A1 (en) | Analog-digital converter | |
| SU453687A1 (en) | ||
| SU1279072A1 (en) | Number-to-time interval converter | |
| SU748883A1 (en) | Pulse recurrence rate divider with variable division factor |