SU788426A1 - Demodulator of double relative phase-manipulated signals - Google Patents
Demodulator of double relative phase-manipulated signals Download PDFInfo
- Publication number
- SU788426A1 SU788426A1 SU782625573A SU2625573A SU788426A1 SU 788426 A1 SU788426 A1 SU 788426A1 SU 782625573 A SU782625573 A SU 782625573A SU 2625573 A SU2625573 A SU 2625573A SU 788426 A1 SU788426 A1 SU 788426A1
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- input
- demodulator
- relative phase
- output
- manipulated signals
- Prior art date
Links
Landscapes
- Networks Using Active Elements (AREA)
Description
входу фазовращател , отличающийс тем, что, с целью повышени помехоустойчивости , введены два сумматора и инвертор , выход которого подключен к первому входу одного из сумматоров, второй вход которого соединен с выходом элемента задержки и первым входом другого сумматора, к второму входу которого подключен выход фазовращател , который соединен с входом инвертора, а выходы сумматоров подключены к вторым входам фазовых детекторов. Источники информации, прин тые во внимание при экспертизе 1. Петрович Т. Н. Передача дискретной информации в каналах с фазовой манипул цией . М., «Сов. радио, 1965, с. 108-110. (прототип).input phase shifter, characterized in that, in order to improve noise immunity, two adders and an inverter are introduced, the output of which is connected to the first input of one of the adders, the second input of which is connected to the output of the delay element and the first input of another adder, to the second input of which the output of the phase shifter is connected which is connected to the input of the inverter, and the outputs of the adders are connected to the second inputs of the phase detectors. Sources of information taken into account in the examination 1. Petrovich T. N. Transmission of discrete information in channels with phase manipulation. M., “Owls. radio, 1965, p. 108-110. (prototype).
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU782625573A SU788426A1 (en) | 1978-06-06 | 1978-06-06 | Demodulator of double relative phase-manipulated signals |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU782625573A SU788426A1 (en) | 1978-06-06 | 1978-06-06 | Demodulator of double relative phase-manipulated signals |
Publications (1)
Publication Number | Publication Date |
---|---|
SU788426A1 true SU788426A1 (en) | 1980-12-15 |
Family
ID=20768857
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SU782625573A SU788426A1 (en) | 1978-06-06 | 1978-06-06 | Demodulator of double relative phase-manipulated signals |
Country Status (1)
Country | Link |
---|---|
SU (1) | SU788426A1 (en) |
-
1978
- 1978-06-06 SU SU782625573A patent/SU788426A1/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1159909A (en) | Digital Filters. | |
EP0152046A3 (en) | Multiplying circuit | |
DE3683682D1 (en) | DEMODULATOR FOR FREQUENCY MODULATED SIGNALS IN DIGITAL FORM. | |
SU788426A1 (en) | Demodulator of double relative phase-manipulated signals | |
US4547863A (en) | Integrated circuit three-input binary adder cell with high-speed sum propagation | |
KR900007167A (en) | Frequency demodulator including phase detector and phase detector | |
ES530292A0 (en) | TRANSMISSION OF MECHANICAL CONTROL AND VARIABLE RELATION WITH CONTINUITY. | |
KR860002924A (en) | Field frequency multiplication circuit | |
ATE14056T1 (en) | FREQUENCY DEMODULATOR. | |
JPS5535516A (en) | Signal conversion circuit | |
JPS6411404A (en) | Double balance type mixer circuit | |
SU710042A1 (en) | Coincidence-type adder | |
SU786041A2 (en) | Device for receiving signals of double frequency telegraphy | |
SU924906A1 (en) | Digital demodulator of frequency-modulated signals | |
SU928628A2 (en) | Pulse discriminator | |
SU1069128A1 (en) | Pulse-phase discriminator | |
JPS5694857A (en) | Demodulating circuit of am stereo signal | |
JPS5531360A (en) | Demodulator circuit | |
JPS5558644A (en) | Data transmission system | |
SU661840A1 (en) | Apparatus for receiving discrete signals with erasure | |
SU693531A1 (en) | Amplifier | |
SU480193A1 (en) | Frequency Divider on Potential Elements | |
SU604168A1 (en) | Multichannel arrangement for transmitting delta-modulated information | |
JPS60223361A (en) | Spread spectrum system | |
SU476578A1 (en) | Binary arithmetic logic unit |