SU416875A1 - - Google Patents

Info

Publication number
SU416875A1
SU416875A1 SU1811116A SU1811116A SU416875A1 SU 416875 A1 SU416875 A1 SU 416875A1 SU 1811116 A SU1811116 A SU 1811116A SU 1811116 A SU1811116 A SU 1811116A SU 416875 A1 SU416875 A1 SU 416875A1
Authority
SU
USSR - Soviet Union
Prior art keywords
input
dynamic
output
repeater
transistors
Prior art date
Application number
SU1811116A
Other languages
English (en)
Russian (ru)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to SU1811116A priority Critical patent/SU416875A1/ru
Application granted granted Critical
Publication of SU416875A1 publication Critical patent/SU416875A1/ru

Links

Landscapes

  • Logic Circuits (AREA)
SU1811116A 1972-07-12 1972-07-12 SU416875A1 (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1811116A SU416875A1 (enExample) 1972-07-12 1972-07-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1811116A SU416875A1 (enExample) 1972-07-12 1972-07-12

Publications (1)

Publication Number Publication Date
SU416875A1 true SU416875A1 (enExample) 1974-02-25

Family

ID=20522053

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1811116A SU416875A1 (enExample) 1972-07-12 1972-07-12

Country Status (1)

Country Link
SU (1) SU416875A1 (enExample)

Similar Documents

Publication Publication Date Title
US4568842A (en) D-Latch circuit using CMOS transistors
US4028558A (en) High accuracy MOS comparator
KR0170410B1 (ko) 마스터슬레이브형 플립플롭회로
CN107223310B (zh) 电平转换电路和指纹识别装置
US4084106A (en) Dynamic shift register using insulated-gate field-effect transistors
US5220205A (en) Output circuit of an integrated circuit having immunity to power source fluctuations
US4472645A (en) Clock circuit for generating non-overlapping pulses
KR870009387A (ko) 반도체 대규모 집적회로
US5212411A (en) Flip-flop circuit having cmos hysteresis inverter
US4420695A (en) Synchronous priority circuit
US3567968A (en) Gating system for reducing the effects of positive feedback noise in multiphase gating devices
US3838293A (en) Three clock phase, four transistor per stage shift register
US4570085A (en) Self booting logical AND circuit
US3708688A (en) Circuit for eliminating spurious outputs due to interelectrode capacitance in driver igfet circuits
KR940010532A (ko) 인터페이스회로
SU416875A1 (enExample)
US3909627A (en) Two-phase dynamic logic circuit
JP3120492B2 (ja) 半導体集積回路
US3621291A (en) Nodable field-effect transistor driver and receiver circuit
US4996454A (en) Hot clock complex logic
US3668438A (en) Shift register stage using insulated-gate field-effect transistors
US6307416B1 (en) Integrated circuit for producing two output clock signals at levels which do not overlap in time
US3590273A (en) Four phase logic systems
JPH0551209B2 (enExample)
US4760281A (en) Clock signal generating circuit