SU1693629A1 - Device for displaying information on tv monitor - Google Patents

Abstract

The invention relates to automation and computing and can be used to display graphic information from computers, logic analyzers. The purpose of the invention is to expand the field of application of the device due to the possibility of displaying information on a variable scale horizontally, which is achieved by introducing frequency divider 1, register 11 g second the switch 12, the fifth counter 19 and the corresponding functional connections. The invention allows to display time charts of the logical signals under study in a variable scale along the time axis. 1 il.

Description

ABOUT

you

The invention relates to automation and computing technology and can be used to output graphical information from computer, logic analyzers in the form of time diagrams of the studied optical signals.

The purpose of the invention is to expand the field of application of the device due to the possibility of displaying information in a variable scale horizontally.

The drawing shows a block diagram of the device.

The device contains a frequency divider 1, a generator of 2 clock pulses, a control unit 3, first to fourth counters 4-7, a comparison unit 8, a first switch 9, a memory block 10, a register 11, a second switch 12, first to third decoders 13-15, first 16 and second 17 elements AND, element OR 18, fifth counter 19. The device works as follows.

In memory block 10, data is stored in the form of multi-bit (by the number of displayed time diagrams of the signals) words to form time diagrams. The number of words is equal to the number of line elements. Each word characterizes the logical levels of the input signals at a particular point in time. Like bits in a sequence of words determine the changes in the corresponding signal over time. At the third input of the control unit 3, a pulse is generated, which is fed to the clock input of the frequency divider 1 and to the control input of the switch 12. If there is a pulse, the switch 12 connects the address inputs of the memory unit 10 to the output of the counter 19.

With a delay of switching time of the switch, a second pulse is generated at the second output of control unit 3, which is fed to the control input of memory unit 10 and records information from the information input of the device to memory unit 10. Then the pulse from the third output of the control unit 3 is removed. At the same time, every jth time Q is the division factor of the frequency divider 1, set by the control input of the device (frequency divider 1) produces a pulse, which transfers the counter 19 to the next state, i.e. The address of the memory unit 10 is being prepared to record the next, reference information. Information is read from memory block 10 in the absence of a pulse at the third output of control block 3. In this case, the address switch 12 connects to the address input of the memory block 10.

counter 4. From the output of block 10, the information that will be displayed in the next element of the line is read and fed to the input of register 11.

At the first output of the control unit 3

an impulse is produced, which is used to write information to the register 11 for storage at the time of displaying the line element.

0At the end of the pulse contents

the counter 4 is incremented by one, with the result that an address is prepared for reading from the memory block 10 of the next information word.

5 If counter 4 is full, i.e. when moving to the next line, there is an increase by one unit of the contents of counter 5; Counter 5 calculates the lines in the group allocated to the image of one

0 timing diagram, From its output, the code corresponding to the row in the group currently being displayed is fed to the inputs of the decoders 13-15,

The decoder 13 generates a signal that defines the lines to be highlighted for portions of the time diagrams with a unit level. The decoder 14 generates a signal of the axial line, selects the line corresponding to the zero level

0 signal, the decoder 15 generates a signal for the lines in which the reference lines along the time axis will be marked.

When switching to a new group of lines (a new diagram), signals of a unit level of 5 n, the center line, the reference lines along the time axis are generated again. If counter overflows 5, i.e. in the transition to the image of the regular time diagram, there is an increase by one

0 of the contents of the counter 6. From the output of the counter 6, the code corresponding to the sequence number of the displayed timing diagram is fed to the control input of the switch 9. The output of the switch 9 commutes5 with the binary digit from the word information coming from the output of the register 11 corresponding to the displayed timing diagram The output of the switch 9 is connected to one of the inputs of the element 16. And on the other

0 input receives a signal from the output of the decoder 13. As a result, the image signal at the output of the element And 16 will be only in the lines corresponding to the unit level of the displayed logical signal.

The signal at the output of the element 17 allows to form reference lines along the time axis within the rows defined by the decoder 15. The signal of the reference line is formed at the output of the comparison unit 8 under the condition that the codes at the outputs coincide.

counter 4 and counter 7. By reducing or increasing the contents of counter 7, applying pulses to the clock inputs of the device, you can move the reference line horizontally left and right.

The image signals from the element 16 and the center line from the decoder 14, the reference line from the element 17 arrive at the inputs of the element OR 18. At its output, which is the output of the device, a sum signal appears that is used to generate the backlight pulses of the television indicator.

Thus, the proposed device, by changing the division ratio of the frequency divider 1 at the control input of the device, allows changing the rate of change of the state of the counter 19 (information recording addresses in the memory block 10) and, thus, when the information arrives at the information input of the device real time, provides the ability to zoom the displayed information along the time axis.

Claims (1)

Invention Formula A device for displaying information on a television indicator screen, comprising first to fourth counters, a control unit, a memory unit, a comparison unit, a first switch, first and second elements AND, OR elements, first to third decoders, a clock generator, the output of which connected to the clock input of the control unit, the first output of which is connected to the clock input of the first counter, the output of which is connected to the first information input of the comparison unit and the clock input of the second counter, whose output oedinen to data inputs of the first to third decoders and clock input of the third counter whose output is connected to a control input of the first switch, whose output is connected to a first vho- the house of the first element And, the second input of which is connected to the output of the first decoder, the output of the first element And is connected to the first input of the OR element, the second input 5 of which is connected to the output of the second decoder, the output of the third decoder is connected to the first input of the second element And whose output is connected to the third input of the OR element, the output of which was 10 output of the device for connection to the video input of the television indicator, the second input of the second element AND is connected to the output of the comparison unit, the second information input of which rogo is connected to the outlet 15 of the fourth counter, the forward and reverse counting inputs of which are the first and second clock inputs of the device, the second output of the control unit is connected to the control input of the memory block, the information input of which is the information input of the device, characterized in that application areas of the device by providing a display of information in 25 horizontally resized, it contains a frequency divider, a fifth counter, a second switch, a register, the output of which is connected to the information input of the first switch, the third output of the control unit 30 is connected to the control input of the second switch, and the output which is connected to the clock input of the fifth counter, the output of which is connected to the first 35 information input of the second switch, the output of which is connected to the address input of the memory block, the output of which is connected to the information this register input, the control input of which is connected to 40 by the first output of the control unit, the second information input of the second switch is connected to the output of the first counter, the control input of the frequency divider is the control input of the device.