SU1614126A1 - Device for receiving discrete data - Google Patents

Device for receiving discrete data Download PDF

Info

Publication number
SU1614126A1
SU1614126A1 SU894653225A SU4653225A SU1614126A1 SU 1614126 A1 SU1614126 A1 SU 1614126A1 SU 894653225 A SU894653225 A SU 894653225A SU 4653225 A SU4653225 A SU 4653225A SU 1614126 A1 SU1614126 A1 SU 1614126A1
Authority
SU
USSR - Soviet Union
Prior art keywords
output
input
trigger
integrator
adder
Prior art date
Application number
SU894653225A
Other languages
Russian (ru)
Inventor
Владимир Михайлович Кожемяко
Original Assignee
Предприятие П/Я А-1431
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Предприятие П/Я А-1431 filed Critical Предприятие П/Я А-1431
Priority to SU894653225A priority Critical patent/SU1614126A1/en
Application granted granted Critical
Publication of SU1614126A1 publication Critical patent/SU1614126A1/en

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Изобретение относитс  к радиотехнике. Устройство содержит демодул тор 1, блок 2 тактовой синхронизации, интеграторы 3 и 4, триггер 5, сумматор 6 и компаратор 7. В устройстве врем  интегрировани  каждого эл-та сигнала равно длительности эл-та сигнала и не зависит от времени сброса. Врем  сброса также равно длительности эл-та сигнала, что позвол ет при увеличении скорости передачи эл-тов сигналов повысить помехоустойчивость приема и приблизить ее к приему с оптимальным интегратором. 2 ил.The invention relates to radio engineering. The device contains a demodulator 1, a clock synchronization unit 2, integrators 3 and 4, trigger 5, adder 6 and comparator 7. In the device, the integration time of each el-signal is equal to the duration of the el-signal and does not depend on the reset time. The reset time is also equal to the duration of the el signal, which makes it possible to increase the noise immunity of the reception and to bring it closer to the reception with the optimal integrator when the transmission speed of the electric signals is increased. 2 Il.

Description

Моменты прин ти  решений Фиг. 2Moments of decision making FIG. 2

Claims (1)

Формула изобретенияClaim Устройство приема дискретной инфор25 мации. содержащее демодулятор, выход которого соединен с входом блока тактовой частоты и первым входом первого интегратора, а также компаратор, выход которого является выходом устройства, отличаю30 щееся тем, что. с. целью повышения помехоустойчивости при увеличении скорости передачи, введены триггер, второй интегратор и сумматор, причем выход блока тактовой синхронизации соединен с входом 35 триггера, выход демодулятора соединен с первым входом второго интегратора, прямой и инверсный выходы триггера соединены соответственно с вторыми входами первого и второго интеграторов, выходы ко40 торых соединены с входами сумматора, выход которого соединен с входом компаратора.Discrete information receiving device. containing a demodulator, the output of which is connected to the input of the clock frequency block and the first input of the first integrator, as well as a comparator, the output of which is the output of the device, characterized in that. from. In order to increase the noise immunity with increasing transmission speed, a trigger, a second integrator and an adder are introduced, the output of the clock synchronization unit being connected to the input 35 of the trigger, the output of the demodulator connected to the first input of the second integrator, the direct and inverse outputs of the trigger are connected respectively to the second inputs of the first and second integrators the outputs of which are connected to the inputs of the adder, the output of which is connected to the input of the comparator. Фиг.1.Figure 1. Составитель Н. Лазарева Compiled by N. Lazarev Редактор Е.Копча Editor E. Kopcha Техред М.Моргентал Корректор Э.Лончакова Tehred M. Morgenthal Corrector E. Lonchakova
Заказ 3898 Тираж 525 ПодписноеOrder 3898 Circulation 525 Subscription ВНИИПИ Государственного комитета по изобретениям и открытиям при ГКНТ СССР 113035, Москва, Ж-35, Раушская наб., 4/5VNIIIPI of the State Committee for Inventions and Discoveries under the State Committee for Science and Technology of the USSR 113035, Moscow, Zh-35, Raushskaya nab., 4/5 Производственно-издательский комбинат ‘Патент , г. Ужгород, ул.Гагарина, 101Production and Publishing Plant ‘Patent, Uzhgorod, 101 Gagarina St.
SU894653225A 1989-02-20 1989-02-20 Device for receiving discrete data SU1614126A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU894653225A SU1614126A1 (en) 1989-02-20 1989-02-20 Device for receiving discrete data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU894653225A SU1614126A1 (en) 1989-02-20 1989-02-20 Device for receiving discrete data

Publications (1)

Publication Number Publication Date
SU1614126A1 true SU1614126A1 (en) 1990-12-15

Family

ID=21429959

Family Applications (1)

Application Number Title Priority Date Filing Date
SU894653225A SU1614126A1 (en) 1989-02-20 1989-02-20 Device for receiving discrete data

Country Status (1)

Country Link
SU (1) SU1614126A1 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Спилкер Дж. Цифрова спутникова св зь. М.: Св зь, 1974. с. 273-274. *

Similar Documents

Publication Publication Date Title
CA2102601A1 (en) Spread Spectrum Correlator
HK1019089A1 (en) Apparatus and method for processing signals obtained from a position encoder
SU1614126A1 (en) Device for receiving discrete data
CA2217428A1 (en) Artificial fading for frequency offset mitigation
JPS56110102A (en) Method of and apparatus for selecting digital frequency
US5252972A (en) Codec having controllable frame synchronizing and clocking signals
PT79621B (en) METHOD AND CIRCUIT FOR REGENERATING SIGNIFICANT MOMENTS OF A PERIODIC SIGNAL
EP0381217A3 (en) Signal level detecting circuits
JPS5487421A (en) Binary circuit
SU1660191A2 (en) Multichannel incoherent communication system
SU1720163A1 (en) Device for determining pulse train clock frequency
US4975774A (en) Art processor in a picture-in-picture system
SU646470A1 (en) Television signal coding device
RU1800633C (en) Bipulse signal forming device
SU1555869A1 (en) System for transmission and reception of discrete information
JPH08316875A (en) Clock recovery circuit
SU566406A1 (en) Video signal masking circuit
SU1354436A1 (en) Demodulator of minimum frequency-modulated signal
SU1185627A1 (en) Device for synchronizing multifrequency signal receiver
SU1635261A1 (en) Noise suppressor
SU1370722A1 (en) Frequency-phase discriminator
SU1334391A1 (en) Digital demodulator of phase-difference-shift keying signals
SU1019656A1 (en) Device for receiving bipulse signals
SU1288900A1 (en) Averaging filter
SU1396255A1 (en) Device for shaping relative bipulse signal