SU1413706A1 - Random series generator - Google Patents

Description

(21) 4170864 / 24-21

(22) 12/01/86

(46) 07/30/88. Bul № 28 (72) V.I.Glova, O.I.Dapin, V.M. Kuznetsov, V.A. Pesoshin, N.N.Sergeev, S.E.Ermolaeva, V.L.Safonov and A.U.Yar-Mukhametov

(53) 621.374.2 (088.8) (56) USSR Copyright Certificate No. 9P695, cl. H 03 K 3/84, 1980. USSR Copyright Certificate No. 962933, cl. G 06 F 7/58, 1981.

(54) GENERATOR OF A RANDOM POST-AND-AUDIO

(57) The invention can be used in computational, information-measuring and radio engineering. The random sequence generator (GSP) contains adders 2.8 modulo two, multiplexers 3-5, triggers 6.7, a generator of 12 clock pulses, a HE element 11, an output driver 9, a delay element 10, and a generator 1 of the excitation signal, which can be performed on modulators two. The GPS has an increased reliability of forming a random sequence by fixing random symbols in both half-cycles of the clock frequency. I zp f-ly, I ill.

(L

SA O O)

The invention relates to a pulse technique and can be used in computational, information-measuring and radio engineering.

The aim of the invention is to increase the reliability of the formation of a random sequence by fixing random symbols in both half-cycles of the clock frequency.

The drawing shows a structural diagram of a random sequence generator.

The random sequence generator contains the excitation signal generator 1, the output of which is connected to the first input of the first adder of group 2 serially connected modulo two adders, the output of the last of which is connected to the second input of the second multiplexer 3 and the first input of the third multiplexer 4, whose output connected to the second input of the first multiplexer 5, the first and second triggers 6. and 7, the outputs of which are connected respectively to the first and to the second inputs of the adder 8 modulo two, the output of which is with the second input of the output shaper 9, the first input of which is connected to the output of the delay element 10, the input of which is connected to the input of the element NOT AND, to the output of the generator of 12 clock pulses and to the synchronization input of the first trigger 6, the information input of which is connected to the first input of the first multiplexer 5, with the first input and with the output of the second multiplexer 3, the synchronization input of which is connected to the synchronization input of the first multiplexer 5, with the output of the delay element 10 and with the synchronization input of the third multiplexer 4, The second input and output of which are interconnected and connected to the information input BTopoi o trigger 7, the synchronization input of which is connected to the output of the element NOT 11. The output of the first multiplexer 5 is connected to the union

The second inputs of the adders of group 2 are serially connected modulo-two adders.

The excitation signal generator 1 may be performed on serially connected modulo-two adders, the output of the latter of which is connected to the second inputs of all modulo-two adders.

,; Q 5

0

five

The random sequence generator works as follows.

When the signal from the output of the generator 1 clock pulses equal to the logical unit, there is a connection in the ring (circuit), providing oscillations in it, a group of 2 series-connected adders modulo two and the second and first multiplexers 3 and 5. Under the influence of time delay fluctuations elements of this circuit in it generates a broadband random signal. In the other half-period of the signal (logical zero), the output of the clock generator is 12 clock pulses, instead of multiplexer 3, multiplexer 4 is turned into a ring and the generation process continues. Ensuring a stable generation mode is carried out either by applying from the output of generator 1 an excitation signal and a signal of a logical unit with an odd number of adders.

 modulo two groups 2, or by applying from the output of generator 1 an excitation signal of an alternating signal with an arbitrary number of series-connected adders modulo two groups 2 (the duration of the pulses from the output of generator 1 of the excitation signal should not exceed the total delay time of adders of group 2 and multiplexers 3 (4) and 5).

In the pause between clock pulses (the level of logical zero) from the generator output 12 clock pulses

 multiplexers 3-5 are open on input B (first, first and second inputs, respectively), and in the presence of a clock pulse (logical unit level) - on input A. When paused, multiplexer 3 is in trigger mode and stores the data generated in the previous cycle random symbol (for example, single). In this case, multiplexers 4 and 5 are included in the generation loop. At the time of occurrence (on the front) of the clock pulse to trigger 6, the state of multiplex 3 is rewritten. Multiplexer 4 then goes into trigger mode, fixing a random symbol, and multiplexer 3 enters the generation circuit. At the end of the clock pulse (decay), the multiplexer (3 by 4) alternates in the generation loop, and the state of multiplexer 4 is rewritten into trigger 7. The signals from the outputs of trigger 6 and 7 are summed by modulo two with clock pulses, those delayed by delay element 10 are allocated by output driver 9 (AND element, trigger, for example). The device remains operable even when the generation of a clock signal in one of the half-cycles is stopped (the static characteristics of the output signal are somewhat worse).

Claims (2)

1. A random sequence generator containing a group of serially connected modulators, the second inputs of which are coe-i; interconnected, the first multiplexer, the first trigger, the synchronization input of which is connected to the output of the clock, the modulo two adder, whose input is connected to the output of the first trigger, is NOT the output driver, characterized in that generating a random sequence jq excitation signal contains rpynhy by fixing random symbols in both half-cycles of the clock frequency, an excitation signal generator, second and third multiplexers, a second trigger, whose output is connected to the second input of the modulo two, a delay element, the output of which is connected to the synchronization inputs of the first and second are entered into it and third multiplexers and with 35 two modularly connected cj MaTo.-modules, the output of the last of which is connected to the first module 1 input of the first modulo two groups and two groups of the second inputs of the corresponding modulo modulators, the second inputs of the other modulo-two adders are connected to the level signals logical zero and singlefl. the first input of the output shaper, the second input of which is connected to the output of an adder modulo two, the information input of the first trigger is connected to the first input of the first multiplexer, the output and the first input of the second multiplexer, the second input of which is connected to the output of the last adder of a group of series-connected adders for module two and with the first input of the third multiplexer, the second input and the output of which are interconnected, with the information input of the second trigger and with the second input of the first multiplex pa whose output is connected to the combined second inputs of adders of a group of series-connected modulo-two adders, the first input of the first of which is connected to the output of the excitation signal generator, the synchronization input of the second trigger is connected to the output of the element HE, whose input is connected to the output of the clock generator and input delay element. 2. The generator according to claim 1, characterized in that the generator five modularly connected cj MaTo- .rov two, the output of the last of which is connected to the first module 1 input of the first modulo two groups and the second inputs of the corresponding modulo adders are two groups, the second inputs of the other modulo two adders are connected to logic level signals zero and singlefl.