SU1396253A1 - Device for shaping time intervals - Google Patents

Abstract

The invention relates to computing and impulse technology and can be used to implement various devices for the controlled formation of time intervals in logic automation devices, computing equipment, devices for controlling logic blocks, as well as in software-controlled devices. The purpose of the invention is to increase the accuracy of the device. The goal is achieved by introducing a reference to the beginning of the interval to the reference signal. For this, third and fourth input buses and a second output bus are added to the device. The device contains the first bus 1 Start, the second bus 2 Interval code, the third bus 3 Reset, the fourth bus 4 Write code, generator 5 of the reference frequency, frequency divider 6, register 7 of the interval code, element 2И 8, multiplexer 9, trigger 10, subtractive counter 11, the second bus 12 The beginning of the interval, the first bus 13 The end of the interval. The device provides the formation of programmable time intervals with high accuracy, the generation of signals for the beginning and end of intervals for different tires: the formation of two sequences of pulses on the output tires with a time shift equal to the programmable duration of the formed interval. 2 Il. With SS (I'm with

Description

Ltd

O5 1chE SP

00

The invention relates to computing and impulse technology and can be used to implement various devices for controlled time interval formation in logic automation devices, computing equipment, devices for controlling logic blocks, as well as in software controlled devices.

The purpose of the invention is to increase the points. bones of operation of the device due to the introduction of a reference to the beginning of the interval to the reference signal

1 shows a functional diagram of the device; Fig "2 - timing charts of signals on the tires and the outputs of the main elements of the device. . i

The device for forming time intervals contains the first one 1 Start, the second bus 2 Interval code, the third bus 3 Reset, the fourth bus A Write the code, the generator 5 of the reference frequency, frequency divider 6, the register 7 of the interval code, element 2И 8, multiplexer 9 , trigger 10 start, subtract counter 11, second bus 12 Start of interval, first bus 13 End of interval.

The information inputs of the 7th code of the interval are connected to the second bus 2, the code of the interval, the synchronous input - with the bus 4 Write the code. The first group of outputs of the register 7 is connected directly to the address inputs of the multiplexer 9. The second group of outputs of the register 7 is connected to the information inputs of the subtractive counter P. The counting input of the frequency divider 6 and the lower information input of the multiplexer 9 are connected directly to the output of the reference frequency generator 5, the remaining inputs The multiplexer is connected to the outputs of the frequency divider 6. The counting input of the counting counter 11 and the synchronous input of the trigger 10 start are connected to the output of the multiplexer 9. The write resolution of the counting down counter 11 is connected to the forward output of the trigger 10 start. The trigger trigger input 10 is connected to the input bus 1. The setup start input in the trigger trigger 10 is connected to the input bus 3 Reset via element 2И 8, the second input of which is connected to the transfer output of the subtracting counter 1 and bus 13 Ko.

five

0

5 o

d d

0

nots interval. Inverse trigger trigger output 10 is connected to bus 12 Span start.

The device works as follows.

The reset is provided by applying a negative pulse through the bus 3 Reset. At the same time, high levels are set at the output tires 12 and 13.

On the input buses 1 and 4 there are low levels, on the bus 2 - the code of the time interval. Trigger trigger 10 is in the zero state. Counter 11 is in the information recording mode. At the output of multiplexer 9, there is a pulse sequence in accordance with the source code at its address inputs.

The programming of the duration of the time interval is carried out according to the information received by the 2 interval code. Writing it to register 7 is performed on the leading edge of the signal via bus 4 Write the code.

The code received at the address inputs of the multiplexer 9 determines the choice of the pulse sequence passing to the output of multiplexer 9 from one of the outputs of frequency divider 6 or directly from the output of the generator 5 of the reference frequency. The period T of the pulse sequence determines the scale of the formation of the time interval.

The code N arriving at the information inputs of the detracting counter 11 is rewritten over each leading edge of the pulse from the output of the multiplexer 9. The rewriting process continues for the duration of the start trigger 10 at zero. The contents of the N counter 11 determines the duration of the programmable time interval based on the scale T ,.

The launch of the device is accomplished by applying a high potential across the bus 1 Start. After that, the first impulse from the output of multiplexer 9 sets the trigger 10 for the start to one state. The beginning of the first time interval is the negative edge of the signal appearing on the output bus 12 Beginning of the interval. At the direct output of trigger 10, a high level simultaneously appears, providing the transfer of counter 11 from

Record mode code in the account mode. Each next pulse coming from multiplexer 9 reduces the contents of counter 11 by one. If counter 11 records the number N, then on the leading edge (N + 1) of the pulse, counter 11 is nullified, and a negative edge of the signal appears at its transfer output, indicating the end of the time interval and arriving at the output gate 13 End of the interval.

Thus, the duration of the formed first interval is equal to T N T ,. After the formation of the time interval is completed, the trigger 10 is reset to the zero state by a signal from the transfer output of counter 11 to the installation input to O via element 2I 8. At time interval T, the number N is recorded in counter 11 on the leading edge of the pulse from the output of multiplexer 9. A high level signal appears on bus 13. After another time interval T, the next pulse from the output of multiplexer 9 ensures that triggering trigger 10 is set to a single state at which the Beginning of interval signal appears on the bus 12. The process of forming the following time intervals is similar to that described.

Consequently, on buses, the Start of a terminal and the End of an interval form pulse sequences with a period of T (N + 2) 1 ,, and the pulse sequence on the bus. The end of the interval is shifted relative to the first by time T N-Tj.

The device can be reprogrammed either during the formation of the next time interval or after a signal has been given. Bus reset 3.

Claims (1)

Invention Formula A device for generating time intervals containing a sequentially connected reference frequency generator, a frequency divider, a multiplexer, as well as an interval code register, a subtracting counter, a trigger trigger, element 2I, two input 5 and one output bus, the first input bus is connected to the information input of the start trigger, the second input bus is connected to the information inputs of the interval code register, the first group of outputs is connected to the address inputs of the multiplexer, the transfer output of the readout counter is connected to the first output bus , characterized by 5 that, in order to improve the accuracy of the formation of time intervals, a third and fourth input buses and a second output bus are introduced into it, with a third input bus connected, 0 by the first input of element 2I, the second input of which is connected to the transfer output of the subtracting counter, and the output from the installation input to the start trigger, the direct output of which is connected to the write enable input of the subtracting counter, and the inverse output is connected to the second output bus. Multiplexer output - with a counting input of the subtracting counter and with a syn0 trigger input trigger, second the group of outputs of the interval code register is connected to the corresponding information inputs of the subtracting counter. " Csef ff ffaeevfaf- imv Cffioe SMfnspaef t / toffa, tf0.Z y u trrfftffef