SU1160422A1 - Interface for linking input-output channels with subsribers - Google Patents

Abstract

A DEVICE FOR MATCHING INPUT-OUTPUT CHANNELS WITH SUBSCRIBERS, containing a block of command decryption, a first address decoding unit, a communication unit with a first channel, the first groups of inputs and outputs of which are respectively the first channel inputs and outputs of the device, and the second groups of inputs and outputs connected respectively to the first groups of information outputs and inputs of the switching unit, the group of address inputs of which are connected to the first and second outputs of the switching control unit, and in the first groups of information inputs outputs - respectively with the first groups of information inputs and outputs of the communication unit with the subscriber, the second groups of information inputs and outputs of which are respectively subscriber inputs and outputs of the device, characterized in that, in order to increase the capacity of the device, a communication unit is entered into it with the second channel, the mode setting unit, the second address decoding unit, two groups of AND elements, four AND elements, two OR elements and two triggers, the first groups of inputs and outputs of the second communication unit from the channel The scrap is the second channel input and output of the device, respectively, and the second groups of inputs and outputs are connected respectively to the third groups of information outputs and inputs of the switching unit, the fourth and fifth groups of information inputs of which are connected respectively to the output groups of the first and second address decryption blocks, and the fourth group of information outputs — with a group of inputs of the command decryption unit, the first and second outputs, and an input connected respectively to the first and second controllers in Odame and sync output of the communication unit with the subscriber (The volume whose address inputs are connected to the first and second outputs of the switching control unit, the first and second outputs of the mode setting unit are connected to the first inputs of the first and second communication units, respectively, and the third and the fourth outputs, respectively, with a group of priority inputs of the switching unit channels and the first and second mutations of the control unit mode; the first outputs of the communication units with the first and second channels are connected respectively but with the first inputs of the elements of the first and second groups and the first inputs of the first rf of the second elements AND, the second inputs connected respectively to the outputs of the first and second decryption units ad-. and the first inputs of the first and second OR elements, the second inputs of the AND elements of the first and second groups are connected respectively to the second groups of outputs of communication units with the first

Description

output and second channels, and outputs respectively with groups of inputs of the first and second address decryption blocks, whose inputs are connected to the synchronization output of the communication unit with the subscriber and the synchronizing input of the switching control unit whose third and fourth outputs are connected respectively to the first inputs of the communication units with the first and the second channels, the second inputs of which are connected respectively to the outputs of the first and second flip-flops, and the second outputs - respectively to the first inputs of the third and fourth elements And, the second to the strokes of which are connected respectively to the outputs of the first and second triggers, and the outputs respectively to the zero inputs of the first and second triggers, and the first and second inputs of the switching control block, the first and second inputs of the address synchronization of which are connected respectively to the outputs of the first and second elements And, the second inputs of the first and second elements OR are connected respectively to the first and second synchronization outputs of the switching unit, and the outputs respectively to the single inputs of the first and second trigger In this case, the switching control block contains eight AND elements, two OR elements, four flip-flops and two NOT elements, and the first inputs of the first and second AND elements are the first and second inputs of the block mode, and the second inputs

connected to the first and second inputs of the block address synchronization and the first inputs of the third and fourth elements And, the second inputs of which are connected respectively to the first outputs of the first and second triggers and the third inputs of the first and second elements And, connected to the first inputs i of the first and second the OR elements and through the first and second elements are NOT to the third inputs of the third and fourth elements AND, the outputs of which are connected respectively to the second inputs of the first and second elements of the IL And, the outputs connected respectively to the first inputs of the first and second triggers, the first inputs of the fifth and sixth elements And connected to the second output of the first trigger, the first inputs of the seventh and eighth elements And connected to the second output, the second trigger, the outputs of the third and fourth triggers are the first and second outputs of the block, respectively; the first bins. INPUTS are connected respectively to the outputs of the sixth and seventh And elements, the second inputs of the first fourth trigger are connected to the synchronization input of the block, the second input the fifth and seventh elements Isoedineny to a first input of the sample, the second vhodyshestogo ivosmogo elements and connected to a second input of the sample st, outputs the fifth and eighth AND gates are sootvetstvennotretm and fourth block outputs.

Isoretation refers to computing technology and can be used to organize the exchange of information between a computer I / O channel and external subscribers. Known devices For pairing, containing a communication unit with a channel, a communication unit with a subscriber, address decoder, command decoder, information registers. The disadvantage of these devices is the limited scope due to the lack of ability to work simultaneously with two input channels with informing. both channels about their condition. . The closest in technical essence and the achieved effect to the proposed device is an interface comprising a communication unit with a channel, a communication unit with a subscriber, a block of buffer registers, a command decryption unit, an address decryption unit, a switching unit and the second output of the buffer register block is connected to

the inputs of the command decryption block and the address decryption block and the first input of the switching control block, the second, third and fourth inputs of which are connected respectively to the output of the address decoding block and the first and second outputs of the command decryption block, the fifth to seventh inputs and the first to third outputs with the corresponding inputs and outputs of the groups of inputs and outputs of the device, and the fourth, fifth and sixth outputs, respectively, with the first, second and third inputs of the switching unit, the fourth and fifth inputs and the first and second outputs of which o are connected to the corresponding inputs and outputs of the groups of inputs and outputs of the device, the sixth input and the third video output, respectively, to the second input and output of the communication unit with the channel, and the fourth output and the seventh input, respectively, to the second input and the output output of the buffer register unit .

A device switching control unit contains seven OR elements, four flip-flops, an AND element and an AND element group, the first inputs of the AND element and the AND group elements are connected to the third block input, the second inputs are connected to the second block input, the third inputs of the AND group elements are connected to the first the input of the block, and the outputs of the first and BTopoj; o elements AND groups with the first inputs of the first and second elements OR, the first inputs of the third and fourth elements OR are connected to the output of the element AND, the second inputs of the first. - the fourth OR elements are connected to the fourth input of the block, and the outputs to the first inputs of the triggers, the inputs of the first and second triggers are connected to the output of the AND element, the outputs of the third and fourth elements of the AND Group are connected to the second inputs of the third and fourth triggers, the second, third and the fourth flip-flops are connected respectively to the first inputs of the fifth, sixth and seventh OR elements, whose outputs are the fourth fifth and sixth outputs of the block, respectively, and the second inputs are respectively the fifth, sixth th and seventh block inputs, outputs of the first, third and liexBeproro triggers are respectively first, second and third output unit 2.

The disadvantages of the known device are low bandwidth, low flexibility and limited scope, since it cannot provide two-channel operation with conflict resolution while simultaneously handling two channels and communicating with the channel that the device is busy. This leads to freezing and downtime of channels in the exchange process.

The purpose of the invention is to increase the throughput of the device, increase flexibility and expand the scope.

The goal is achieved by the fact that the device containing the command decryption unit, the first address decryption unit, the first communication unit with the channel, the first groups of inputs and outputs of which are respectively the first channel inputs and outputs of the device, and the second groups of inputs and outputs are connected respectively to the first groups of information outputs and inputs of the 1mutation block, the group of address inputs of which are connected to the first and second outputs of the switching control unit, and the second groups of information inputs and outputs - Respectively, with the first groups of information inputs and outputs of the communication unit with the subscriber, the second groups of information inputs and outputs of which are, respectively, subscriber input and output of the device, a second communication unit with a second channel, a mode setting unit, a second address addressing unit, two groups of elements AND, four elements AND, two elements OR, and two triggers, with the first groups of inputs and outputs of the second communication unit with the channel being the second channel input and output of the device, and the second groups of the outputs and outputs are connected respectively to the third groups of information outputs and inputs of the switching unit, the fourth and fifth groups of information inputs of which are connected respectively to the output groups of the first and second address decryption blocks, and the fourth group of information outputs are connected to the input group of the command decryption block, the first and second codes and the input connected respectively to the first and second control inputs and the synchronization output of the communication unit with the subscriber, the group of address inputs of which are connected The first and second outputs of the mode setting unit are connected respectively to the first inputs of the first and second communication units to the channel, and the third and fourth outputs to the first and second groups of the switching unit channels and the first and second outputs respectively. the control switch mode inputs, the first outputs of the communication blocks with the first and second channels are connected respectively to the first inputs of the AND elements of the first and second groups and the first inputs of the first and second elements AND, SECOND and inputs connected to the outputs of the first and second recoding decoding blocks and the first inputs of the first and second OR elements, the second inputs of the AND elements of the first and second groups are connected respectively to the second groups of outputs of the communication blocks with the first and second channels, and the outputs from the groups & mi of the inputs of the first and second decryption units of the address, the inputs of which are connected to the synchronizing output of the communication unit with the subscriber and the synchronizing input of the switching control unit, the third and fourth outputs of which are are connected respectively to the first inputs of communication units with the first and second channels, the second inputs of which are connected respectively to the outputs of the first and second triggers, and the second output | 1, respectively, with the first inputs of the third and fourth elements And, the second inputs of which are connected respectively to the outputs of the first and second triggers, and the outputs respectively to the zero inputs of the first and second triggers and the first and second inputs of the switching control unit, the first and second the synchronization inputs of the address of which are connected respectively to the outputs of the first and second elements AND, the second inputs of the first and second elements OR are connected respectively to the first and second synchronization outputs of the block the mutations and the outputs, respectively, to the single inputs of the first and second triggers, the switching control unit comprising eight AND elements, two OR elements, four triggers and two NO elements, the first inputs of the first and second AND elements being respectively the first and second the inputs of the block mode, and the second inputs are connected respectively to; the first and second inputs of the block address synchronization and the first inputs of the third and fourth And elements, the second inputs of which are connected respectively to the first outputs of the first and second triggers and the third inputs of the first and second And elements, the outputs connected respectively to the first inputs of the first and second elements of the TSHR and the first and second elements are NOT to the third inputs of the third and fourth elements AND, the outputs of which are connected respectively to the second inputs of the first and second elements OR, the outputs of the connected so respectively, with the first inputs of the first and second triggers, the first inputs of the fifth and sixth elements And are connected to the second output of the first trigger, the first inputs of the seventh and eighth elements And are connected to the second output of the trigger, the outputs of the third and fourth triggers are respectively the first and second outputs of the block , the first inputs are connected to the sixth and seventh elements respectively, And, the second, the first to fourth trigger inputs are connected to the synchronization input of the block, the second inputs of the fifth and seventh elements And soy ineny to a first input of the sample, the second inputs of the sixth and eighth AND gates are connected to the second input of the sampling unit, the outputs of the fifth and eighth AND gates are respectively third and fourth output block.  FIG.  1 shows a block diagram of the proposed device; in fig. 2 is a functional block switching control circuit; in fig.  3 - the same, switching unit; in fig; 4 - the same, the communication unit with the subscriber; in fig. 5, the same mode switching unit; in fig.  6 - the same, communication units with the channel.  I Interface device (FIG.  1) contains the first and second blocks 1. 1 and 1. 2 communications with the channel, block 2, assignment of the mode, block 3 of communication with the subscriber, block 4, decryption of commands, first and second blocks 5. 1 and 5. 2 address decryption, switching unit 6, switching control unit 7, first and second triggers 8. 1 and 8. 2, elements H 9. 1 and 9.2 of the first and second groups, the first and second elements And 10. 1 and 10. 2, the third and fourth elements And 11. 1 II 11. 2, the first and second elements OR 12. 1 and 12. 2, tires 13-15 of the second group of outputs and tires 16 and 17 of the first and second outputs of block 1. 1 with a channel, tires 18-20 of the second group of outputs, and tires 21 and 22 of the first and second outputs of block 1. 2 connection with the channel, bus 23 of the output group of block 5. 1 address decryption, bus 24 group output unit 5. 2 decryption addresses, tires 25-28 first, second.  the third and fourth outputs of the mode setting unit 2, buses 29-32 of the first, second, third, fourth outputs of the switching control unit 7, buses 33 and 34 of the first and second outputs of the command decoding unit 4, buses 35 and 36 of the first group, buses 37 and 38 the second group, bus 39 of the fourth group of bus 40 and 41 of the third group of information outputs and bus 42 and 43 sync outputs of the switching unit 6, bus 44-45 of the first group of information outputs and bus 47 of the synchronizing output of block 3, bus 48 and 49 of the inputs samples and busses 50 and 51 of the synchronization inputs of the block 7 address, s 52 and 53 the second inputs of the first block 1. 1 communication with the channel and the second unit 1. 2cv zi with the channel.  Switching control unit 7 (FIG.  2) contains elements AND 54 - 61 elements NOT 62 and 63, elements OR 64 and 65, triggers 66 - 69.  Switching unit 6 (FIG.  3) contains elements And 70 - 81, elements OR 82 - 84.  Communication unit 3 with subscribers (FIG. 4) contains triggers 85 - 90, elements AND 91 - 98, element OR 99, generator 100 si1; hrosignalov, register 101.  The mode switching unit 2 (FIG.  contains the element NOT 102, switch P1, P2 and PZ.  Blocks 1. 1 and 1. 2 with a channel (FIG.  6) contain elements And 103, amplifier-receivers 104, amplifiers, transmitters 105.  To explain the essence of the device operation (FIG.  6) the following signal designations are accepted: INFO - information (control, address, own but information); DCR-K, - control signal Address from the channel; UPR-K control signal Channel control; INF-K - control signal.  Information from the channel; VBR-K - control signal Sample from channel; TO - control signal Exchange request; ZP - control signal Zan then; INF-A - control signal Information from the subscriber.  The first and second blocks 1. 1 and 1. 2 communications with the channel are intended for receiving and transmitting information and control signals between the first and second channels, respectively, and the interface device.  The mode switching unit 2 is to set the corresponding operation mode of the device — dual-channel or single-channel operation depending on the position of the PZ switch; switches P1 and P2 set the priority of the channels.  The communication unit 3 with the subscriber is intended for the organization of communication, a device for interface with the subscriber for generating and receiving control signals, receiving and transmitting information.  Block 4 desh1 | ftsii commands is used to receive and decrypt the command code.  The first and second blocks 5. 1 and 5. 2 address decryption is designed to receive the address code of the device for pairing and the subscriber, respectively, from the first and second channels, generating a sign of the address of the device and the subscriber.  Switching unit 6 serves to receive information (control, actual information and subscriber address feature) from the first and second channels and transfer (switch) it depending on the corresponding control signals to the subscriber communication unit 3.  Block 7. switching control is designed to determine the priority of channels when a request is made to exchange them and to generate appropriate control signals that determine the operation of the switching unit.  The first and second triggers 8. 1 and 8. 2 are used to generate a signal. Requirement of exchange depending on the signal from block 5. 1 or 5. 2 decryption of the address and the corresponding signal from the subscriber.  Elements and 9. 1 and 9. 2 are used to receive an address code from the corresponding channel in the presence of a control signal Address from the channel.  Elements And 10. 1 and 10. 2 are intended for receiving a control signal Address from the channel from the corresponding channel: if there is a signal from block 5. 1 and 5. 2 decryption of the request, in case of coincidence of the device address and the address received from the channel.  Elements And 11. 1 or 11. 2 are used to receive the sampling signal from the channel posting, respectively, from buses 17 and 22 in the presence of a signal.  From the bus 13, the control signal from the channel enters the switching unit 6.  From bus 14 of block 1. 1, in block 6, an Information signal is sent from the channel. On the bus 16 from block 1. 1, the signal Address from the channel is applied to the inputs of the AND 9 elements. 1 and 10. one.  Wraps 18 from block 1. 2 the control signal from the channel is provided to the switching unit 6,. from the bus 19 signal Information from the channel.  Tires 23 and 24 are used to transmit the subscriber address from block 5. 1 or in block 6 kosh-1utatsii, and then through the bus 38 in block 3.  Tires 25 and 26 are used to transmit a signal about the selected operation mode from the mode switching unit 2 to the blocks 1. 1 and 1. 2, buses 27 and 28 are used to transmit the priority level of the first and second channels to the switching control unit 7.  Bus lines 29 and 30 are designed to be transmitted to switching unit 6 and communication unit 3 with the subscriber of addressable enable signals Work 2 and Work 1, respectively.  Bus lines 31 and 32 are used to transmit a signal. For example, blocks 1. .  1 and 1. The 2 buses 33 and 34 of the command decryption block 4 are intended to transmit the indication of the corresponding command to the block 3.  Bus 33 is outputted in block 1. 1 signal Information from the subscriber, and on bus 36 to block 1. 1 incoming information.  The bus 37 does not transmit information to block 3. The bus 39 serves to transmit a command code to block 4.  Bus 40 is used for transmission in block 1. 2 signals Information from the subscriber, and on the bus 41 information goes to block 1. 2 communication with the channel.  From buses 42 and 43, the subscriber’s call request is transmitted to the inputs of the OR 12 elements. 1 and. 12. 2, will form in the future the Signal Interchange Signals for the first or second channels.  From the bus 44, the subscriber Call Signal is removed to the switching unit 6.  The bus 45 sends the signal from the subscriber to 55 switching unit 6, via bus 46 the information is transferred to switching unit 6: A reset signal of the device elements is received from bus 47.  On the bus 40 in block 7, the signal is received Sampling channel channel from block 1. 1 connection, and on the bus 49 a signal is sampled from the channel from block 1. 2  The input of block 7 via bus 50 receives the signal Address from the channel of the first channel, and bus 51 - the signal Address from the channel from the second channel.  On tires 52 and 53 to the inputs of blocks 1. 1 and 1. 2 Signals Requested Exchange.  The device works as follows.  The operation of the device begins with the establishment of an operation mode using the PZ switch of block 2.  In one position, the PZ switch establishes a two-channel mode of operation, while the enabling signal from the HE 102 element through the buses 25 and 26 goes to the elements And 103 of the blocks 1. 1 and 1. 2 and opens them.  In this way, information and control signals are received from both channels to the device and vice versa.  In the other position of the PZ switch, a single-channel mode of operation is established, and the enabling or prohibiting signal is fed to the buses 25 26 from the HE 102 element through the switches P1, P2.  In this case, one of the blocks 1. 1 or 1. 2 is closed by the inhibit signal from block 2, and the second is open, thereby ensuring single-channel operation.  P1 and P2 switches prioritize channels, high signal level means the highest priority.  The priority signal is provided to buses 27 and 28 of the outputs of block 2 for the first and second channels, respectively.  The exchange of information between the channel and the subscriber can be initiated by both the channel and the subscriber.  In the first case, the channel sends to the device via information buses an address code accompanied by a control signal. Address from the channel.  If block 1. 1 or 1. 2 is opened with a permissive signal on buses 25 and 26, the address code is through elements And 9. 1 or 9. 2 will go to block 5. 1 or 5. 2  If the address is recognized through the element OR 12. 1 or 12. 2 will be set to single position trigger 8. 1 or 8. 2, and the signal Address from the channel will pass through the element And 10. 1 or 10. 2 to block 7 for tires 50 and (or) 51, Single state trigger 8. 1 or 8. 2 opens the element And 11. 1 or 11. 2, thereby allowing the Sampling signal to the device to pass from the channel, and the signal signals the channel that the device is ready and ready for exchange.  In case the subscriber initiates the exchange, they place a signal on the subscriber's Requirement, arriving at the trigger input 89, and then over the bus 44 this signal goes to block 6 on the And 78 and 79 elements.  On the other inputs of the elements And 78 and 79. priority signal is provided from switches P1, P2 (buses 27 and 28).  Thus, the Subscriber Requirement Signal is placed only on the channel having the highest priority.  Further, from block 6, via buses 42, 43, this signal is fed to the input of the element OR 12. 1 or 12. 2 and through it the trigger 8 is set to one state. 1 or 8. 2, will form a signal exchange request.  In response, the channel organizes the procedure for the beginning of the exchange, as in the first case, t. e.  the device address is sent, accompanied by a signal from the channel.  Further, the operation of the device is the same for both descriptions of the exchange initialization, Address from the canal after the signal was issued. Requirement for the presence of the exchange signal, the channel brings the Sample signal from the channel to the device.  Previously passed through the element And 10. . 1 or 10. 2 signal Address from the channel arrives in block 7. The switching control unit 7 operates in the following manner.  The signal Address from the channel from the elements of And 10 is delivered to the input of the elements And 54 and 55. 1 or 10. 2 and a control signal on buses 27 and 28 that prioritize the channels.  In case of simultaneous arrival of signals, the Address from the channel from both channels ,,, the right to organize input and output will be granted to the channel that has the highest priority.  The inputs of the And 54 and 55 elements are supplied with the outputs of the flip-flops 66 and 67, which provide an analysis delay in case the device is currently exchanged.  In the presence of high levels at the entrance, for example, the element And 54 (t. e.  the device is not occupied by the second channel and the first channel has the highest priority), the signal Address from the channel passes through the element AND 54, the element NOT 62 to the element OR 65 and sets the trigger 67 to one state, giving permission to pass through the elements and 60 and 61 signals A sample from a channel from the first or second channels.  Thus, the sampling signal from the channel through the bus 48 will pass through the element 60 and will establish in one state the trigger 69, which generates the signal Work, presenting the device to the first channel.  If at this moment the Sample signal from the channel arrives on bus 49 (from the second channel), then passing through the open trigger 67, the element And 61 will form a signal Zahn which will be transmitted via bus 32 to the second channel.  The Work on Bus 30 signal is transmitted to blocks 6 and 3.  The signal Address from the channel, coming through the bus 50 to the input of block 7, is also fed to the input of the element And 56.  If the priority of the net) B of the second channel is lower than the second (the signal on bus 27 is low and on bus 28 is high), then the signal Address from the channel will not pass through the And 54 element.  However, if at present there is no signal the Address from the channel on bus 51 and the trigger 66 is in the zero state. The signal Address from the channel on the bus 51 passes through the element 56 and sets the trigger 67 to one.  The scheme for generating a Work 2 signal for the second channel works in a similar way, with elements AND 55-59, element HE 63, element OR 64, triggers 66 and 68 participating in the work.  The signal Zan is then output to the first channel via bus 32, and the Work signal is given via bus 29.  After the completion of the execution of the vsr-vsd command, the initial position of all the elements of the device is set by the last clock signal of the sync series defining the time cycle of the device operation.  This signal is released in block 3 and provided to bus 47.  When the signal Work on the tires 29 or 30 enters the block 3 on the element OR 99, the generator 100 is thereby resolved.  At the same time, the Work signal is supplied to block 6 on elements AND 73 - 75, 77 and 81 and elements 70 - 72, 76 and 80.  respectively.  131 Next, the channel sends to the device a command code, which is on buses 15 or 20 of block i. 1 or 1. 2 enters; block 6 on elements And 70 and 71 or 74 and 75.  If there is an appropriate signal, the control from the channel the command code passes through the elements AND 71 or 75 and the element OR 84 to the bus 39.  Block 4 decrypts the code and the indication of the corresponding command on tires 33 or 34 is fed to block 3 on elements AND 92 or 93.  The command begins.  Information for the subscriber, in the case of recording information to the subscriber, on buses 15 or 20 of block 1. 1 or 1. 2 enters block 6 and, if there is a signal, the information from the channel passes through an element 70 or 74, an element OR 82 and enters the register 101.  The address signal of the subscriber bus 23 or 24 is fed to the input element And 72 or 73 and further to the elements And 92 and 93.  With the appearance of Work signals, the command feature and the subscriber's address, Block 3 schemes are activated.  In the information recording mode on the client, the element And 92 triggers, then the clock signal from the generator 100 passes through the element 95, sets the trigger 86 to one state and generates a query to the subscriber. . In response to this request, the subscriber sends a readiness signal for recording and sets the trigger 87 in one state.  The enable signal from the trigger 87 opens the elements AND 91 and information from the register 101 is transmitted to the subscriber in tracking the signal generated by the trigger 85 under the influence of the signal from the output of the element AND 94 At the same time, the signal from the output element And 94 sets the trigger 87 to the initial state.  In the mode of reading information from the subscriber, the device generates a signal about the readiness to receive information using the elements And 93 and 96 and the trigger 88.  In response to this signal, the subscriber 2214 issues information in the device, accompanied by a signal that sets trigger one to 90, and trigger 88 to a zero state.  A single signal from the output of the trigger 90 otkryuet element 98, allowing the passage of information on the bus 46 and then to the block (j.  Depending on the presence of a signal, work on tires 29 or 30 information passes through the elements AND 76 or 77 to bus 36 or 41 and further to the corresponding block 1. 1 or 1. 2  At the same time, the signal from the output of the trigger 90 goes to the bus 45 and then to the elements 80 and 81, where the Information signal from the subscriber is sent to the buses 35.  or 40, and from them to the corresponding block 1. 1 or 1. 2  The subscriber can initiate the exchange.  To do this, it generates a Signal Requirement signal from the subscriber, which sets the state to one; trigger 89 is block 3.  The signal from trigger 89 is provided via bus 44 to elements 78 and 79 of block 6.  The other inputs of the elements And 78 and 79 are given priority signals from tires 27 and 28.  At the output of the element And 78 or 79 forms: Route signal The exchange request, which is fed to the input of the element 12 through bus 42 or 43. 1 or 12. 2 and further through the trigger 8. 1 or 8. 2 in the channel.  The exchange request signal is fed only to the channel having the highest priority at that moment.  Thus, the proposed device solves the problem of organizing the exchange of two channels with a single field of external subscribers, providing a multiplexing mode, when the same equipment is used to operate two channels with external subscribers.  At the same time, idle channels are eliminated due to the message of impulses about the occupation of the device, which allows increasing the capacity of the device.

ft

i%

fei

ft

five

S6

J5

.: jH

J5

"

fe

S§

"

FIG.

IfffffO / lf / fffWtf

Nnf AHpfit Upa-llHpfK Main Information Kc: a wp.

Claims (1)

A device for interfacing I / O channels with subscribers, comprising a command decryption unit, a first address decryption unit, a communication unit with a first channel, the first groups of inputs and outputs of which are respectively the first channel input and output of the device, and the second groups of inputs and outputs are connected respectively to the first groups of information outputs and inputs of the switching unit, the group of address inputs of which are connected to the first and second outputs of the switching control unit, and the second groups of information inputs and outputs c - respectively, with the first groups of information inputs and outputs of the communication unit with the subscriber, the second groups of information inputs and outputs of which are respectively the user input and output of the device, characterized in that, in order to increase the throughput of the device, a communication unit with a second channel, mode setting unit, second address decryption unit, two groups of AND elements, four AND elements, two OR elements and two triggers, the first groups of inputs and outputs of the second communication unit with the channel being respectively, by the second channel input and output of the device, and the second groups of inputs and outputs are connected respectively to the third groups of information outputs and inputs of the switching unit, the fourth and fifth groups of information inputs of which are connected respectively to the output groups of the first and second blocks of address decryption, and the fourth group of information outputs - with a group of inputs of the command decryption unit, the first and second outputs and the input connected respectively to the first and second control inputs and synchronizing at the output of the communication unit with the subscriber, the group of address inputs of which is connected to the first and second outputs of the switching control unit, the first and second outputs of the mode setting unit are connected respectively to the first inputs of the first and second communication units with the channel, and the third and fourth outputs, respectively, with the group the priority inputs of the channels of the switching unit and the first and second inputs of the mode of the switching control unit, the first outputs of the communication units with the first and second channel are connected respectively to the first inputs of the elements And the first and the second group and the first inputs of the first second second AND elements, the second inputs connected respectively to the outputs of the first and second blocks of decoding ad-, res and the first inputs of the first and second elements OR, the second inputs of the elements And the first and second groups are connected respectively to the second groups of outputs of the blocks communication with the main and second channels, and the outputs, respectively, with the input groups of the first and second address decryption units, the inputs of which are connected to the synchronizing output of the communication unit with the subscriber and the synchronizing input switching control, the third and fourth outputs of which are connected respectively to the first inputs of the communication units with the first and second channels, the second inputs of which are connected respectively with the outputs of the first and second triggers, and the second outputs are respectively with the first inputs of the Third and fourth elements AND, second the inputs of which are connected respectively to the outputs of the first and second triggers, and the outputs, respectively, to the zero inputs of the first and second triggers, and the first and second inputs of the sample of the switching control unit, the first and second synchronization inputs of the address of which are connected respectively to the outputs of the first and second elements of AND, the second inputs of the first and second elements of OR are connected respectively to the first and second synchronizing outputs of the switching unit, and the outputs are respectively to the unit inputs of the first and second triggers, and the control unit switching contains eight AND elements, two OR elements, four triggers and two NOT elements, moreover. the first inputs of the first and second AND elements are respectively the first and second inputs block mode, and the second “inputs are connected respectively to the first and second inputs of synchronization of the block address and the first inputs of the third and fourth elements And, the second inputs of which are connected respectively to the first outputs of the first and second triggers and third inputs of the first and second elements And, outputs connected respectively to the first inputs ι of the first and second elements OR and through the first and second elements NOT to the third inputs of the third and fourth elements AND, the outputs of which are connected respectively to the second inputs ne the first and second OR elements connected respectively to the first inputs of the first and second triggers, the first inputs of the fifth and sixth AND elements are connected to the second output of the first trigger, the first inputs of the seventh and eighth elements And are connected to the second output of the second trigger, outputs of the third and fourth the triggers are respectively the first and second outputs of the block, the first inputs are connected respectively to the outputs of the sixth and seventh elements And, the second inputs of the first fourth triggers are connected to the synchronization input tion unit, the second inputs of the fifth and seventh AND gates soy dineny the first input sample block, the second vhodyshestogo ivosmogo elements and are connected to the second input of the sampling unit, the outputs of the fifth and eighth elements Iyavlyayutsya respectively the third and the fourth output block.