SG82620A1 - Method and apparatus for processing resin sealed lead frame - Google Patents

Method and apparatus for processing resin sealed lead frame

Info

Publication number
SG82620A1
SG82620A1 SG9903152A SG1999003152A SG82620A1 SG 82620 A1 SG82620 A1 SG 82620A1 SG 9903152 A SG9903152 A SG 9903152A SG 1999003152 A SG1999003152 A SG 1999003152A SG 82620 A1 SG82620 A1 SG 82620A1
Authority
SG
Singapore
Prior art keywords
lead frame
sealed lead
resin sealed
processing resin
processing
Prior art date
Application number
SG9903152A
Other languages
English (en)
Inventor
Osada Michio
Hidaka Tetsuo
Horiuchi Kazuo
Original Assignee
Towa Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP10219613A external-priority patent/JP2000036555A/ja
Priority claimed from JP10331117A external-priority patent/JP2000156449A/ja
Application filed by Towa Corp filed Critical Towa Corp
Publication of SG82620A1 publication Critical patent/SG82620A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/907—Continuous processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/907—Continuous processing
    • Y10S438/908—Utilizing cluster apparatus

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
SG9903152A 1998-07-17 1999-07-02 Method and apparatus for processing resin sealed lead frame SG82620A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10219613A JP2000036555A (ja) 1998-07-17 1998-07-17 樹脂封止済リードフレームの加工方法及び装置
JP10331117A JP2000156449A (ja) 1998-11-20 1998-11-20 樹脂封止済リードフレームの加工方法及び装置

Publications (1)

Publication Number Publication Date
SG82620A1 true SG82620A1 (en) 2001-08-21

Family

ID=26523241

Family Applications (1)

Application Number Title Priority Date Filing Date
SG9903152A SG82620A1 (en) 1998-07-17 1999-07-02 Method and apparatus for processing resin sealed lead frame

Country Status (6)

Country Link
US (2) US6258628B1 (fr)
EP (1) EP0973192A3 (fr)
KR (1) KR100345262B1 (fr)
MY (1) MY120818A (fr)
SG (1) SG82620A1 (fr)
TW (1) TW486797B (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG82620A1 (en) * 1998-07-17 2001-08-21 Towa Corp Method and apparatus for processing resin sealed lead frame
NL1018510C2 (nl) * 2001-07-11 2003-01-14 Fico Bv Werkwijze en inrichting voor het bewerken van een band met elektronische componenten en band met elektronische componenten.
JP4079874B2 (ja) * 2003-12-25 2008-04-23 沖電気工業株式会社 半導体装置の製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5332405A (en) * 1992-09-01 1994-07-26 Golomb Mark S Apparatus for manufacturing semiconductor lead frames in a circular path
US5361486A (en) * 1990-09-11 1994-11-08 Asm-Fico Tooling B.V. System of machining devices

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6074552A (ja) * 1983-09-30 1985-04-26 Fujitsu Ltd ダムリ−ド切断方法及び切断装置
KR910001118B1 (ko) * 1985-11-13 1991-02-23 후지쓰 가부시끼가이샤 Ic 시이트 절단 프레스 및 이를 이용한 ic 시이트 가공장치
JP3174115B2 (ja) 1991-12-20 2001-06-11 株式会社放電精密加工研究所 順送り加工装置用カセット交換装置
JP2790085B2 (ja) * 1995-07-26 1998-08-27 日本電気株式会社 半導体装置の製造方法及び製造装置
SG82620A1 (en) * 1998-07-17 2001-08-21 Towa Corp Method and apparatus for processing resin sealed lead frame

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5361486A (en) * 1990-09-11 1994-11-08 Asm-Fico Tooling B.V. System of machining devices
US5332405A (en) * 1992-09-01 1994-07-26 Golomb Mark S Apparatus for manufacturing semiconductor lead frames in a circular path

Also Published As

Publication number Publication date
EP0973192A3 (fr) 2002-05-08
KR20000011794A (ko) 2000-02-25
TW486797B (en) 2002-05-11
US20010021409A1 (en) 2001-09-13
MY120818A (en) 2005-11-30
KR100345262B1 (ko) 2002-07-19
US6258628B1 (en) 2001-07-10
EP0973192A2 (fr) 2000-01-19

Similar Documents

Publication Publication Date Title
GB2353912B (en) Method and apparatus for increasing video frame rate
SG82563A1 (en) An apparatus and method for packetizing and segmenting mpeg packets
SG83140A1 (en) Method and apparatus for fixed format word processing
EP1115146A4 (fr) Procede et appareil de traitement sous vide
GB9822931D0 (en) Speech processing apparatus and method
EP1146746A4 (fr) Procede et appareil de traitement d'images
SG55328A1 (en) Apparatus and method for encapsulating products
GB2350511B (en) Image processing method and apparatus
EP1052688A4 (fr) Procede et appareil de traitement de plaquettes
HUP9901831A3 (en) Method and apparatus for sealing foil material
GB9801395D0 (en) Method and apparatus for packaging infusion packaging
IL132243A0 (en) Apparatus and method for image processing
SG82620A1 (en) Method and apparatus for processing resin sealed lead frame
GB2289791B (en) Method and apparatus for detecting radiation
GB9828026D0 (en) Apparatus and method for processing
GB9930140D0 (en) Method and apparatus for processing photographic material
EP0688154A3 (fr) Procédé et appareil pour centrer un cadre de conducteur d'un circuit intégré
SG73661A1 (en) Apparatus and method for recycling
GB2343359B (en) Method and apparatus for encapsulating the hand
SG90076A1 (en) Method and apparatus for processing leadframe
GB2352950B (en) Image processing method and apparatus
TW367102U (en) LOC used lead frame and semiconductor apparatus by using that lead frame
EP1098314A4 (fr) Procede et dispositif de decodage
GB9718999D0 (en) Method and apparatus for signal processing
GB9921436D0 (en) Processing method and apparatus for imaged elements