SG53138A1 - Jtag instruction decode test register and method - Google Patents

Jtag instruction decode test register and method

Info

Publication number
SG53138A1
SG53138A1 SG1997004525A SG1997004525A SG53138A1 SG 53138 A1 SG53138 A1 SG 53138A1 SG 1997004525 A SG1997004525 A SG 1997004525A SG 1997004525 A SG1997004525 A SG 1997004525A SG 53138 A1 SG53138 A1 SG 53138A1
Authority
SG
Singapore
Prior art keywords
instruction decode
test register
jtag instruction
decode test
jtag
Prior art date
Application number
SG1997004525A
Other languages
English (en)
Inventor
Royce G Jordan
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of SG53138A1 publication Critical patent/SG53138A1/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
SG1997004525A 1996-12-17 1997-12-17 Jtag instruction decode test register and method SG53138A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3442496P 1996-12-17 1996-12-17

Publications (1)

Publication Number Publication Date
SG53138A1 true SG53138A1 (en) 1998-09-28

Family

ID=21876321

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1997004525A SG53138A1 (en) 1996-12-17 1997-12-17 Jtag instruction decode test register and method

Country Status (7)

Country Link
US (1) US6058255A (ko)
EP (1) EP0849678B1 (ko)
JP (1) JPH10209376A (ko)
KR (1) KR19980064249A (ko)
DE (1) DE69720157T2 (ko)
SG (1) SG53138A1 (ko)
TW (1) TW359750B (ko)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7590910B2 (en) * 1998-03-27 2009-09-15 Texas Instruments Incorporated Tap and linking module for scan access of multiple cores with IEEE 1149.1 test access ports
US6314550B1 (en) * 1997-06-10 2001-11-06 Altera Corporation Cascaded programming with multiple-purpose pins
US6804802B1 (en) * 2000-06-22 2004-10-12 Cypress Semiconductor Corp. JTAG instruction register and decoder for PLDS
US6846933B1 (en) * 2000-10-30 2005-01-25 The Board Of Trustees Of Wellesley College Antimycobacterial compounds and method for making the same
US7168032B2 (en) * 2000-12-15 2007-01-23 Intel Corporation Data synchronization for a test access port
JP4518790B2 (ja) * 2001-06-14 2010-08-04 富士通株式会社 半導体装置及びその制御方法
KR100413763B1 (ko) 2001-07-13 2003-12-31 삼성전자주식회사 탭드 코아 선택회로를 구비하는 반도체 집적회로
US6721923B2 (en) * 2002-02-20 2004-04-13 Agilent Technologies, Inc. System and method for generating integrated circuit boundary register description data
KR100488147B1 (ko) * 2002-05-22 2005-05-06 엘지전자 주식회사 평판 디스플레이 드라이브 칩 및 그의 테스트 방법
US6901344B2 (en) * 2003-02-11 2005-05-31 Hewlett-Packard Development Company, L.P. Apparatus and method for verification of system interconnect upon hot-plugging of electronic field replaceable units
US6948147B1 (en) * 2003-04-03 2005-09-20 Xilinx, Inc. Method and apparatus for configuring a programmable logic device using a master JTAG port
US7088091B2 (en) * 2003-08-14 2006-08-08 Intel Corporation Testing a multi-channel device
US7818640B1 (en) 2004-10-22 2010-10-19 Cypress Semiconductor Corporation Test system having a master/slave JTAG controller
CN113010344B (zh) 2019-12-19 2022-10-11 瑞昱半导体股份有限公司 联合测试工作组存取接口装置、主机端以及目标系统

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517637A (en) * 1994-12-09 1996-05-14 Motorola, Inc. Method for testing a test architecture within a circuit
US5689516A (en) * 1996-06-26 1997-11-18 Xilinx, Inc. Reset circuit for a programmable logic device

Also Published As

Publication number Publication date
EP0849678A2 (en) 1998-06-24
JPH10209376A (ja) 1998-08-07
TW359750B (en) 1999-06-01
DE69720157D1 (de) 2003-04-30
EP0849678B1 (en) 2003-03-26
EP0849678A3 (en) 1999-07-21
KR19980064249A (ko) 1998-10-07
DE69720157T2 (de) 2003-11-06
US6058255A (en) 2000-05-02

Similar Documents

Publication Publication Date Title
IL175861A0 (en) Nqr testing method and apparatus
GB9403184D0 (en) Methods and apparatus for leak testing
SG65757A1 (en) Microbiological test panel and method therefor
IL124556A0 (en) I/o toggle test method using jtag
DE59805235D1 (de) Testsystem und testverfahren
HUP0003512A3 (en) Device and method for pipeline inspection
HK1040285B (zh) 用於測試立杆的裝置和方法
SG86329A1 (en) Ic testing apparatus and method
SG53138A1 (en) Jtag instruction decode test register and method
GB2315336B (en) Test method and device for screwers
SG63791A1 (en) Ic testing method and apparatus
GB2328287B (en) Voltage testing apparatus and method
GB2335279B (en) Leakage inspection method and apparatus
GB9819877D0 (en) Coin testing apparatus and method
EP0695946A3 (en) Methods and apparatus for testing the anchor
GB2329943B (en) Thermal testing method and apparatus
GB2342454B (en) Pipe testing apparatus and method
GB9417269D0 (en) Memory and test method therefor
EP0694787A3 (en) Device and method for testing an integrated circuit at system level
EP0772840A4 (en) MONITORING DEVICE AND METHOD
GB9825624D0 (en) Model test apparatus and method
GB9715147D0 (en) Brake testing method and apparatus
GB9412774D0 (en) Apparatus and method for testing
GB9408860D0 (en) Apparatus and method for testing fabrics
SG65686A1 (en) Neutralization testing apparatus and neutralization testing method