SG114549A1 - Systems and methods for facilitating testing of pad drivers of integrated circuits - Google Patents
Systems and methods for facilitating testing of pad drivers of integrated circuitsInfo
- Publication number
- SG114549A1 SG114549A1 SG200202966A SG200202966A SG114549A1 SG 114549 A1 SG114549 A1 SG 114549A1 SG 200202966 A SG200202966 A SG 200202966A SG 200202966 A SG200202966 A SG 200202966A SG 114549 A1 SG114549 A1 SG 114549A1
- Authority
- SG
- Singapore
- Prior art keywords
- systems
- methods
- integrated circuits
- facilitating testing
- pad drivers
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3187—Built-in tests
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31922—Timing generation or clock distribution
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/878,024 US6721920B2 (en) | 2001-06-07 | 2001-06-07 | Systems and methods for facilitating testing of pad drivers of integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
SG114549A1 true SG114549A1 (en) | 2005-09-28 |
Family
ID=25371214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200202966A SG114549A1 (en) | 2001-06-07 | 2002-05-16 | Systems and methods for facilitating testing of pad drivers of integrated circuits |
Country Status (4)
Country | Link |
---|---|
US (1) | US6721920B2 (de) |
JP (1) | JP2003066125A (de) |
DE (1) | DE10219134A1 (de) |
SG (1) | SG114549A1 (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10138556C1 (de) * | 2001-08-06 | 2003-06-05 | Infineon Technologies Ag | Verfahren zum Testen von Eingangs-/Ausgangstreibern einer Schaltung und entsprechende Testvorrichtung |
US7292044B2 (en) * | 2004-11-19 | 2007-11-06 | Analog Devices, Inc. | Integrating time measurement circuit for a channel of a test card |
US20060242473A1 (en) * | 2005-04-07 | 2006-10-26 | Wahl Mark A | Phase optimization for data communication between plesiochronous time domains |
US7573720B1 (en) * | 2005-06-15 | 2009-08-11 | Sun Microsystems, Inc. | Active socket for facilitating proximity communication |
US7616036B1 (en) | 2005-09-12 | 2009-11-10 | Virage Logic Corporation | Programmable strobe and clock generator |
JP2007188931A (ja) * | 2006-01-11 | 2007-07-26 | Toshiba Corp | 半導体装置 |
DE102007011437B4 (de) * | 2007-03-08 | 2009-05-28 | Infineon Technologies Ag | Testvorrichtung zum Testen von Ausgangstreibern |
US9953725B2 (en) * | 2012-02-29 | 2018-04-24 | Samsung Electronics Co., Ltd. | Semiconductor memory devices and methods of operating the same |
US9087613B2 (en) * | 2012-02-29 | 2015-07-21 | Samsung Electronics Co., Ltd. | Device and method for repairing memory cell and memory system including the device |
US9324455B2 (en) | 2014-05-27 | 2016-04-26 | Freescale Semiconductor, Inc. | Apparatus for measuring signal skew of asynchronous flash memory controller |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488309A (en) * | 1993-11-01 | 1996-01-30 | Hughes Aircraft Company | Method of testing the output propagation delay of digital devices |
US5675265A (en) * | 1993-09-25 | 1997-10-07 | Nec Corporation | Method of measuring delay time in semiconductor device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5504432A (en) | 1993-08-31 | 1996-04-02 | Hewlett-Packard Company | System and method for detecting short, opens and connected pins on a printed circuit board using automatic test equipment |
US5682392A (en) | 1994-09-28 | 1997-10-28 | Teradyne, Inc. | Method and apparatus for the automatic generation of boundary scan description language files |
US5796260A (en) | 1996-03-12 | 1998-08-18 | Honeywell Inc. | Parametric test circuit |
DE19713748A1 (de) | 1997-04-04 | 1998-10-08 | Omicron Electronics Gmbh | Verfahren und Vorrichtung zur Prüfung von Differentialschutzrelais/-systemen |
JP4201878B2 (ja) * | 1998-05-07 | 2008-12-24 | 株式会社ルネサステクノロジ | 半導体装置及び試験ボード |
WO2000000836A1 (en) * | 1998-06-29 | 2000-01-06 | Iliya Valeryevich Klochkov | A skew calibration means and a method of skew calibration |
US6275962B1 (en) | 1998-10-23 | 2001-08-14 | Teradyne, Inc. | Remote test module for automatic test equipment |
US6324485B1 (en) | 1999-01-26 | 2001-11-27 | Newmillennia Solutions, Inc. | Application specific automated test equipment system for testing integrated circuit devices in a native environment |
US6397361B1 (en) | 1999-04-02 | 2002-05-28 | International Business Machines Corporation | Reduced-pin integrated circuit I/O test |
US6609077B1 (en) * | 2000-05-31 | 2003-08-19 | Teradyne, Inc. | ATE timing measurement unit and method |
US6365859B1 (en) | 2000-06-28 | 2002-04-02 | Advanced Micro Devices | Processor IC performance metric |
-
2001
- 2001-06-07 US US09/878,024 patent/US6721920B2/en not_active Expired - Fee Related
-
2002
- 2002-04-29 DE DE10219134A patent/DE10219134A1/de not_active Withdrawn
- 2002-05-16 SG SG200202966A patent/SG114549A1/en unknown
- 2002-06-07 JP JP2002167319A patent/JP2003066125A/ja not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5675265A (en) * | 1993-09-25 | 1997-10-07 | Nec Corporation | Method of measuring delay time in semiconductor device |
US5488309A (en) * | 1993-11-01 | 1996-01-30 | Hughes Aircraft Company | Method of testing the output propagation delay of digital devices |
Also Published As
Publication number | Publication date |
---|---|
US6721920B2 (en) | 2004-04-13 |
US20020188901A1 (en) | 2002-12-12 |
DE10219134A1 (de) | 2003-01-16 |
JP2003066125A (ja) | 2003-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG137646A1 (en) | Systems and methods for facilitating testing of pad drivers of integrated circuits | |
SG115504A1 (en) | Systems and methods for facilitating driver strength testing of integrated circuits | |
IL181995A0 (en) | Method and circuit for providing interface signals between integrated circuits | |
GB2381875B (en) | System and method for testing circuits and programming integrated circuit devices | |
EP1402573A4 (de) | Verfahren und struktur für vergrabene schaltungen und bauelemente | |
EP1416995A4 (de) | Vorrichtungen für die sterilfiltration von flüssigkeit und anwendungsverfahren | |
GB2389516B (en) | Polishing pad and system | |
GB0304664D0 (en) | System and method for testing integrated circuit devices | |
SG115395A1 (en) | Systems and methods for facilitating automated test equipment functionality within integrated circuits | |
TWI319485B (en) | Probe card covering system and method for testing integrated circuits | |
AU2002255691A1 (en) | Method for thinning and polishing the die of integrated circuits | |
EP1356718A4 (de) | Verpackte integrierte schaltungen und verfahren zu ihrer herstellung | |
SG106081A1 (en) | Apparatus and method for testing semiconductor devices | |
SG109961A1 (en) | Systems and method for facilitating testing of pad receivers of integrated circuits | |
GB2382923B (en) | Semiconductor integrated circuit and its layout method | |
SG98455A1 (en) | Method and apparatus for the mounting of semiconductor chips | |
SG114549A1 (en) | Systems and methods for facilitating testing of pad drivers of integrated circuits | |
GB0031554D0 (en) | Testing integrated circuits | |
SG114526A1 (en) | Pressure-sensitive system and method of testing electronic device interconnections | |
DE60214492D1 (de) | Halbleiter integrierte Schaltungsvorrichtung und Vorrichtung zu ihrer Prüfung | |
EP1459714A4 (de) | Ganzkörper-thermotherapieverfahren und vorrichtung | |
GB0215527D0 (en) | Integrated circuit chip and mounting structure | |
AU2002351024A8 (en) | Semiconductor device and method of enveloping an integrated circuit | |
EP1479099A4 (de) | Verfahren und systeme zur verringerung von power-on-ausfaellen integrierter schaltungen | |
AU2002342943A1 (en) | Method and device for synchronising integrated circuits |