SG10201912557WA - Semiconductor devices including conductive lines and methods of forming the semiconductor devices - Google Patents

Semiconductor devices including conductive lines and methods of forming the semiconductor devices

Info

Publication number
SG10201912557WA
SG10201912557WA SG10201912557WA SG10201912557WA SG10201912557WA SG 10201912557W A SG10201912557W A SG 10201912557WA SG 10201912557W A SG10201912557W A SG 10201912557WA SG 10201912557W A SG10201912557W A SG 10201912557WA SG 10201912557W A SG10201912557W A SG 10201912557WA
Authority
SG
Singapore
Prior art keywords
semiconductor devices
methods
forming
conductive lines
including conductive
Prior art date
Application number
SG10201912557WA
Inventor
William R Brown
Jenna L Russon
Tim H Bossart
Brian R Watson
Nikolay A Mirin
David A Kewley
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of SG10201912557WA publication Critical patent/SG10201912557WA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274—Photolithographic processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/06—Measuring leads; Measuring probes
    • G01R1/067—Measuring probes
    • G01R1/073—Multiple probes
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2601—Apparatus or methods therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H01L23/5283—Cross-sectional geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/482—Bit lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/485—Bit line contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/488—Word lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Geometry (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
SG10201912557WA 2015-08-28 2016-07-27 Semiconductor devices including conductive lines and methods of forming the semiconductor devices SG10201912557WA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/838,768 US9911693B2 (en) 2015-08-28 2015-08-28 Semiconductor devices including conductive lines and methods of forming the semiconductor devices

Publications (1)

Publication Number Publication Date
SG10201912557WA true SG10201912557WA (en) 2020-02-27

Family

ID=58095859

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201912557WA SG10201912557WA (en) 2015-08-28 2016-07-27 Semiconductor devices including conductive lines and methods of forming the semiconductor devices

Country Status (7)

Country Link
US (3) US9911693B2 (en)
EP (1) EP3341962B1 (en)
JP (2) JP6561198B2 (en)
KR (2) KR102166353B1 (en)
CN (1) CN107949907B (en)
SG (1) SG10201912557WA (en)
WO (1) WO2017039887A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9911693B2 (en) 2015-08-28 2018-03-06 Micron Technology, Inc. Semiconductor devices including conductive lines and methods of forming the semiconductor devices
US10784172B2 (en) * 2017-12-29 2020-09-22 Texas Instruments Incorporated Testing solid state devices before completing manufacture
US10818729B2 (en) * 2018-05-17 2020-10-27 Macronix International Co., Ltd. Bit cost scalable 3D phase change cross-point memory
CN112292757B (en) * 2018-08-24 2024-03-05 铠侠股份有限公司 Semiconductor device and method for manufacturing the same
EP3660890B1 (en) * 2018-11-27 2021-08-11 IMEC vzw A method for forming an interconnection structure
KR102666992B1 (en) 2019-07-31 2024-05-20 에스케이하이닉스 주식회사 Memory device
CN113314507B (en) * 2021-04-27 2022-09-16 长江存储科技有限责任公司 Test structure of semiconductor device and leakage analysis method
US12022647B2 (en) 2021-05-18 2024-06-25 Micron Technology, Inc. Microelectronic devices including memory cell structures, and related methods and electronic systems

Family Cites Families (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0621395B2 (en) 1983-06-07 1994-03-23 三菱油化株式会社 Carpet base cloth
JPS607147A (en) * 1983-06-24 1985-01-14 Mitsubishi Electric Corp Semiconductor device
JPH023276A (en) * 1988-06-20 1990-01-08 Hitachi Ltd Semiconductor device
JPH02265271A (en) * 1989-04-05 1990-10-30 Nec Corp Semiconductor memory device
KR940002837B1 (en) * 1990-06-12 1994-04-04 금성일렉트론 주식회사 Rom cell structure
JPH04287368A (en) * 1991-03-15 1992-10-12 Sony Corp Semiconductor storage device
DE4115909C1 (en) 1991-05-15 1992-11-12 Siemens Ag, 8000 Muenchen, De
US5084406A (en) * 1991-07-01 1992-01-28 Micron Technology, Inc. Method for forming low resistance DRAM digit-line
DE4139719C1 (en) 1991-12-02 1993-04-08 Siemens Ag, 8000 Muenchen, De
JPH05283644A (en) * 1992-04-03 1993-10-29 Nec Corp Semiconductor storage device
JPH0621395A (en) * 1992-07-03 1994-01-28 Mitsubishi Electric Corp Semiconductor memory and its manufacture
JPH06151768A (en) * 1992-11-02 1994-05-31 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
JP3243156B2 (en) * 1995-09-12 2002-01-07 株式会社東芝 Semiconductor storage device
US6025221A (en) * 1997-08-22 2000-02-15 Micron Technology, Inc. Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks
JP2000019709A (en) 1998-07-03 2000-01-21 Hitachi Ltd Semiconductor device and pattern forming method
KR100313151B1 (en) * 1999-12-30 2001-11-07 박종섭 A method for layout of cloumn transistor
KR100390975B1 (en) * 2001-03-28 2003-07-12 주식회사 하이닉스반도체 Manufacturing method for semiconductor device
JP3866586B2 (en) * 2002-02-25 2007-01-10 株式会社東芝 Semiconductor memory device
JP2004031850A (en) * 2002-06-28 2004-01-29 Sony Corp Memory device
US7294545B2 (en) * 2003-07-02 2007-11-13 Micron Technology, Inc. Selective polysilicon stud growth
KR100599050B1 (en) * 2004-04-02 2006-07-12 삼성전자주식회사 Semiconductor device and method for manufacturing the same
US7151040B2 (en) 2004-08-31 2006-12-19 Micron Technology, Inc. Methods for increasing photo alignment margins
US7227266B2 (en) 2004-11-09 2007-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure to reduce stress induced voiding effect
KR100718216B1 (en) 2004-12-13 2007-05-15 가부시끼가이샤 도시바 Semiconductor device, pattern layout designing method, exposure mask
JP3729843B2 (en) 2005-04-11 2005-12-21 株式会社日立製作所 Manufacturing method of semiconductor integrated circuit device
US7332812B2 (en) 2005-04-14 2008-02-19 Infineon Technologies Ag Memory card with connecting portions for connection to an adapter
KR100693879B1 (en) * 2005-06-16 2007-03-12 삼성전자주식회사 Semiconductor device having asymmetric bit lines and method of manufacturing the same
US20070218627A1 (en) * 2006-03-15 2007-09-20 Ludovic Lattard Device and a method and mask for forming a device
US7611980B2 (en) * 2006-08-30 2009-11-03 Micron Technology, Inc. Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
KR100834739B1 (en) * 2006-09-14 2008-06-05 삼성전자주식회사 Semiconductor device and method for fabricating the same
JP4364226B2 (en) * 2006-09-21 2009-11-11 株式会社東芝 Semiconductor integrated circuit
TWI334223B (en) 2007-04-10 2010-12-01 Nanya Technology Corp Checkerboard deep trench dynamic random access memory array layout
US7642572B2 (en) * 2007-04-13 2010-01-05 Qimonda Ag Integrated circuit having a memory cell array and method of forming an integrated circuit
US8367537B2 (en) * 2007-05-10 2013-02-05 Spansion Llc Flash memory cell with a flair gate
JP4504402B2 (en) 2007-08-10 2010-07-14 株式会社東芝 Nonvolatile semiconductor memory device
KR100965011B1 (en) * 2007-09-03 2010-06-21 주식회사 하이닉스반도체 Method of forming a micro pattern in a semiconductor device
KR101468028B1 (en) * 2008-06-17 2014-12-02 삼성전자주식회사 Method of forming fine patterns of semiconductor device
JP4789158B2 (en) * 2008-08-18 2011-10-12 株式会社東芝 Semiconductor device manufacturing method and semiconductor device
JP2010050311A (en) * 2008-08-22 2010-03-04 Elpida Memory Inc Semiconductor device, and method of manufacturing the same
US7759704B2 (en) * 2008-10-16 2010-07-20 Qimonda Ag Memory cell array comprising wiggled bit lines
US8273634B2 (en) 2008-12-04 2012-09-25 Micron Technology, Inc. Methods of fabricating substrates
KR101565796B1 (en) * 2008-12-24 2015-11-06 삼성전자주식회사 Semiconductor device and method of forming patterns for semiconductor device
US8043964B2 (en) 2009-05-20 2011-10-25 Micron Technology, Inc. Method for providing electrical connections to spaced conductive lines
JP5588123B2 (en) * 2009-05-22 2014-09-10 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device and manufacturing method thereof
US9799562B2 (en) * 2009-08-21 2017-10-24 Micron Technology, Inc. Vias and conductive routing layers in semiconductor substrates
KR101645720B1 (en) * 2009-09-15 2016-08-05 삼성전자주식회사 Pattern structure and method for forming the same
JP4945619B2 (en) * 2009-09-24 2012-06-06 株式会社東芝 Semiconductor memory device
US8222140B2 (en) 2009-12-23 2012-07-17 Intel Corporation Pitch division patterning techniques
KR101598834B1 (en) * 2010-02-17 2016-03-02 삼성전자주식회사 Method for manufacturing semiconductor device having contact plug
KR101736983B1 (en) 2010-06-28 2017-05-18 삼성전자 주식회사 Semiconductor device and method of forming patterns for semiconductor device
US8890233B2 (en) 2010-07-06 2014-11-18 Macronix International Co., Ltd. 3D memory array with improved SSL and BL contact layout
US8390051B2 (en) 2010-07-27 2013-03-05 Micron Technology, Inc. Methods of forming semiconductor device structures and semiconductor device structures including a uniform pattern of conductive lines
US8795953B2 (en) 2010-09-14 2014-08-05 Nikon Corporation Pattern forming method and method for producing device
JP2012089744A (en) * 2010-10-21 2012-05-10 Elpida Memory Inc Semiconductor device manufacturing method
JP2012099627A (en) * 2010-11-02 2012-05-24 Toshiba Corp Nonvolatile semiconductor memory device and method of manufacturing the same
KR101203270B1 (en) * 2010-12-14 2012-11-20 에스케이하이닉스 주식회사 Semiconductor device
JP5395837B2 (en) * 2011-03-24 2014-01-22 株式会社東芝 Manufacturing method of semiconductor device
JP5571030B2 (en) * 2011-04-13 2014-08-13 株式会社東芝 Integrated circuit device and manufacturing method thereof
KR101774234B1 (en) * 2011-06-01 2017-09-05 삼성전자 주식회사 Method for fabricating of semiconductor device
KR20130026683A (en) * 2011-09-06 2013-03-14 에스케이하이닉스 주식회사 Semiconductor device and method for manufacturig the same
US8823149B2 (en) 2012-12-11 2014-09-02 Globalfoundries Inc. Contact landing pads for a semiconductor device and methods of making same
EP2608210B1 (en) * 2011-12-23 2019-04-17 IMEC vzw Stacked RRAM array with integrated transistor selector
JP5738786B2 (en) 2012-02-22 2015-06-24 株式会社東芝 Semiconductor device and manufacturing method of semiconductor device
JP5819218B2 (en) * 2012-02-23 2015-11-18 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2013247273A (en) * 2012-05-28 2013-12-09 Ps4 Luxco S A R L Method for manufacturing semiconductor device and semiconductor device manufactured thereby
US20140036565A1 (en) * 2012-08-02 2014-02-06 Nanya Technology Corporation Memory device and method of manufacturing memory structure
JP6037161B2 (en) 2012-08-06 2016-11-30 パナソニックＩｐマネジメント株式会社 LIGHTING DEVICE, LIGHTING EQUIPMENT, LAMP, AND SOUND PREVENTION METHOD
US9153595B2 (en) 2012-09-14 2015-10-06 Sandisk Technologies Inc. Methods of making word lines and select lines in NAND flash memory
US8674522B1 (en) 2012-10-11 2014-03-18 Nanya Technology Corp. Castle-like chop mask for forming staggered datalines for improved contact isolation and pattern thereof
US9245844B2 (en) * 2013-03-17 2016-01-26 Nanya Technology Corporation Pitch-halving integrated circuit process and integrated circuit structure made thereby
US8977988B2 (en) * 2013-04-09 2015-03-10 United Microelectronics Corp. Method of optical proximity correction for modifying line patterns and integrated circuits with line patterns modified by the same
JP2014216438A (en) * 2013-04-24 2014-11-17 株式会社東芝 Semiconductor device and manufacturing method of the same
JP2014229694A (en) 2013-05-21 2014-12-08 株式会社東芝 Semiconductor device and manufacturing method of the same
US9159670B2 (en) 2013-08-29 2015-10-13 Qualcomm Incorporated Ultra fine pitch and spacing interconnects for substrate
KR102171258B1 (en) * 2014-05-21 2020-10-28 삼성전자 주식회사 Semiconductor device
US9911693B2 (en) 2015-08-28 2018-03-06 Micron Technology, Inc. Semiconductor devices including conductive lines and methods of forming the semiconductor devices

Also Published As

Publication number Publication date
JP2019204965A (en) 2019-11-28
WO2017039887A1 (en) 2017-03-09
JP6561198B2 (en) 2019-08-14
US9911693B2 (en) 2018-03-06
EP3341962B1 (en) 2023-07-19
US20180114751A1 (en) 2018-04-26
EP3341962A1 (en) 2018-07-04
US20190103350A1 (en) 2019-04-04
KR102112941B1 (en) 2020-05-19
US20170062324A1 (en) 2017-03-02
CN107949907B (en) 2022-03-22
CN107949907A (en) 2018-04-20
KR20180034696A (en) 2018-04-04
EP3341962A4 (en) 2019-04-17
US10388601B2 (en) 2019-08-20
KR20200055803A (en) 2020-05-21
JP6845443B2 (en) 2021-03-17
JP2018525823A (en) 2018-09-06
KR102166353B1 (en) 2020-10-16
US10811355B2 (en) 2020-10-20

Similar Documents

Publication Publication Date Title
TWI563546B (en) Semiconductor device and methods of forming the same
EP3257085A4 (en) High voltage semiconductor devices and methods of making the devices
TWI563643B (en) Semiconductor structure and manufacturing method thereof
HK1208957A1 (en) Manufacturing method of semiconductor device and semiconductor device
TWI560817B (en) Semiconductor device having recessed edges and method of manufacture
SG10201505824YA (en) Semiconductor device and method of manufacturing the same
EP3204966A4 (en) Semiconductor device and method of manufacturing the same
GB201402508D0 (en) Semiconductor modification process and structures
SG11201801845WA (en) Assembly and semiconductor device
HK1244591A1 (en) Integrated circuit devices and methods
SG10201912557WA (en) Semiconductor devices including conductive lines and methods of forming the semiconductor devices
SG10201607278TA (en) Semiconductor device and electronic device
HK1216358A1 (en) Semiconductor device and method of manufacturing same
TWI563624B (en) Semiconductor device structure and method of fabricating the same
SG10201501819SA (en) Semiconductor device and control method of the same
HK1252326A1 (en) Semiconductor device and manufacturing method of the same
KR101748949B9 (en) semiconductor memory device and method of fabricating the same
GB2545155B (en) Assembly of semiconductor devices
TWI563665B (en) Semiconductor device and method of manufacturing the same
GB201400518D0 (en) Semiconductor devices and fabrication methods
GB2556255B (en) Semiconductor device and semiconductor device manufacturing method
HK1223733A1 (en) Semiconductor device and method of manufacturing semiconductor device
EP3365396C0 (en) Capacitive devices and methods of fabricating same
PL3565374T3 (en) Region configuration methods and devices
GB201720310D0 (en) Semiconductor structure and process