SG10201909200PA - Integrated circuit including multi-height standard cell and method of designing the same - Google Patents
Integrated circuit including multi-height standard cell and method of designing the sameInfo
- Publication number
- SG10201909200PA SG10201909200PA SG10201909200PA SG10201909200PA SG10201909200PA SG 10201909200P A SG10201909200P A SG 10201909200PA SG 10201909200P A SG10201909200P A SG 10201909200PA SG 10201909200P A SG10201909200P A SG 10201909200PA SG 10201909200P A SG10201909200P A SG 10201909200PA
- Authority
- SG
- Singapore
- Prior art keywords
- designing
- integrated circuit
- same
- circuit including
- standard cell
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
- H10B41/44—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a control gate layer also being used as part of the peripheral transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
- H01L2027/11868—Macro-architecture
- H01L2027/11874—Layout specification, i.e. inner core region
- H01L2027/11875—Wiring region, routing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
- H01L2027/11868—Macro-architecture
- H01L2027/11874—Layout specification, i.e. inner core region
- H01L2027/11877—Avoiding clock-skew or clock-delay
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020190009011A KR20200092020A (en) | 2019-01-24 | 2019-01-24 | Integrated circuit including multi-height standard cell and method of designing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
SG10201909200PA true SG10201909200PA (en) | 2020-08-28 |
Family
ID=71524523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201909200PA SG10201909200PA (en) | 2019-01-24 | 2019-10-02 | Integrated circuit including multi-height standard cell and method of designing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US11094686B2 (en) |
KR (1) | KR20200092020A (en) |
CN (1) | CN111477622A (en) |
DE (1) | DE102019123821A1 (en) |
SG (1) | SG10201909200PA (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210017309A (en) * | 2019-08-07 | 2021-02-17 | 삼성전자주식회사 | Semi-dynamic flip-flop implemented as multi-height standard cell and method of designing integrated circuit including the same |
US11509293B2 (en) * | 2020-06-12 | 2022-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Footprint for multi-bit flip flop |
US11853672B2 (en) | 2021-07-28 | 2023-12-26 | International Business Machines Corporation | Integrated circuit development using adaptive tile design approach for metal insulator metal capacitor insertion |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6800882B2 (en) | 2003-02-28 | 2004-10-05 | Lsi Logic Corporation | Multiple-bit memory latch cell for integrated circuit gate array |
US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
US20090167394A1 (en) | 2007-12-31 | 2009-07-02 | Texas Instruments Incorporated | Integrated circuits having devices in adjacent standard cells coupled by the gate electrode layer |
JP2012238744A (en) | 2011-05-12 | 2012-12-06 | Toshiba Corp | Semiconductor integrated circuit |
US8946914B2 (en) * | 2013-03-04 | 2015-02-03 | Globalfoundries Inc. | Contact power rail |
US9537471B2 (en) | 2015-02-09 | 2017-01-03 | Qualcomm Incorporated | Three dimensional logic circuit |
US9473117B2 (en) | 2015-02-13 | 2016-10-18 | Samsung Electronics Co., Ltd. | Multi-bit flip-flops and scan chain circuits |
KR102386907B1 (en) | 2015-09-10 | 2022-04-14 | 삼성전자주식회사 | Semiconductor Integrated Circuit |
KR20180037819A (en) * | 2016-10-05 | 2018-04-13 | 삼성전자주식회사 | Integrated circuit including modified cell and method of designing the same |
KR20190009011A (en) | 2017-07-17 | 2019-01-28 | 한국과학기술원 | Automatic inflatable buoyancy device and oil fence using this device |
-
2019
- 2019-01-24 KR KR1020190009011A patent/KR20200092020A/en not_active Application Discontinuation
- 2019-07-25 US US16/521,845 patent/US11094686B2/en active Active
- 2019-09-05 DE DE102019123821.8A patent/DE102019123821A1/en active Pending
- 2019-10-02 SG SG10201909200PA patent/SG10201909200PA/en unknown
- 2019-10-30 CN CN201911051696.XA patent/CN111477622A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20200243502A1 (en) | 2020-07-30 |
DE102019123821A1 (en) | 2020-07-30 |
KR20200092020A (en) | 2020-08-03 |
US11094686B2 (en) | 2021-08-17 |
CN111477622A (en) | 2020-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
PL3614460T3 (en) | Separator and method of manufacturing the same | |
IL268058B1 (en) | Compositions and methods for the depletion of cd137plus cells | |
SG10202005977TA (en) | Integrated circuit device and method of manufacturing the same | |
TWI799501B (en) | Configuration memory cell and method of operating integrated circuit | |
SG10201909200PA (en) | Integrated circuit including multi-height standard cell and method of designing the same | |
SG10202006680QA (en) | Hybrid standard cell and method of designing integrated circuit using the same | |
HUE060766T2 (en) | Electrode assembly and method of manufacturing the same | |
ITUA20162049A1 (en) | ELECTRONIC DEVICE WITH INTEGRATED GALVANIC INSULATION AND METHOD OF MANUFACTURE OF THE SAME | |
SG11202104949WA (en) | Meta-lens structure and method of fabricating the same | |
SG10202009367XA (en) | Memory device including interface circuit and method of operating the same | |
SG11202103709VA (en) | Semiconductor structure and method of forming the same | |
SG11202008353RA (en) | Memory cell and method of forming the same | |
IL274817A (en) | Compositions and methods for the depletion of cd2(plus) cells | |
GB201904823D0 (en) | Battery assembly and electronic cigatette having same | |
SG11202004294XA (en) | Compositions and methods for the depletion of cd5+ cells | |
GB201809897D0 (en) | Photovoltaic devices and methods of manufacturing photovoltaic devices | |
GB202107897D0 (en) | Dielectric electromagnetic structure and method of making the same | |
IL305834A (en) | Phenalkylamines and methods of making and using the same | |
SG10202003637YA (en) | Integrated Circuit Device And Method Of Manufacturing The Same | |
SG11202006672YA (en) | Electrical connection structure and method of forming the same | |
SG10202007641QA (en) | Electronic device and method of manufacturing the same | |
IL278199B1 (en) | Integrated circuit device and method of manufacturing thereof | |
EP4097089A4 (en) | Triflazoles and methods of making the same | |
KR102240759B9 (en) | Electronic device and methods of fabricating the same | |
GB2604728B (en) | Electronic circuit and method of manufacture |