SG10202003637YA - Integrated Circuit Device And Method Of Manufacturing The Same - Google Patents
Integrated Circuit Device And Method Of Manufacturing The SameInfo
- Publication number
- SG10202003637YA SG10202003637YA SG10202003637YA SG10202003637YA SG10202003637YA SG 10202003637Y A SG10202003637Y A SG 10202003637YA SG 10202003637Y A SG10202003637Y A SG 10202003637YA SG 10202003637Y A SG10202003637Y A SG 10202003637YA SG 10202003637Y A SG10202003637Y A SG 10202003637YA
- Authority
- SG
- Singapore
- Prior art keywords
- manufacturing
- same
- integrated circuit
- circuit device
- integrated
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7687—Thin films associated with contacts of capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020190096921A KR20210017528A (en) | 2019-08-08 | 2019-08-08 | Integrated circuit device and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
SG10202003637YA true SG10202003637YA (en) | 2021-03-30 |
Family
ID=74188536
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10202003637YA SG10202003637YA (en) | 2019-08-08 | 2020-04-21 | Integrated Circuit Device And Method Of Manufacturing The Same |
Country Status (6)
Country | Link |
---|---|
US (2) | US11380706B2 (en) |
JP (1) | JP2021027328A (en) |
KR (1) | KR20210017528A (en) |
CN (1) | CN112349721A (en) |
DE (1) | DE102020107290B4 (en) |
SG (1) | SG10202003637YA (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220320119A1 (en) * | 2021-03-30 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and method for forming thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2022181372A1 (en) | 2021-02-24 | 2022-09-01 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487410B2 (en) | 2011-04-13 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon vias for semicondcutor substrate and method of manufacture |
KR101891959B1 (en) | 2012-03-05 | 2018-08-28 | 삼성전자 주식회사 | Nonvolatile memory device and fabricating method thereof |
US9214351B2 (en) | 2013-03-12 | 2015-12-15 | Macronix International Co., Ltd. | Memory architecture of thin film 3D array |
US20140362642A1 (en) | 2013-06-05 | 2014-12-11 | Sandisk Technologies Inc. | 3D Non-Volatile Memory With Control Gate Length Based On Memory Hole Diameter |
US9666590B2 (en) | 2014-09-24 | 2017-05-30 | Sandisk Technologies Llc | High stack 3D memory and method of making |
US9634097B2 (en) | 2014-11-25 | 2017-04-25 | Sandisk Technologies Llc | 3D NAND with oxide semiconductor channel |
KR20160097002A (en) | 2015-02-06 | 2016-08-17 | 에스케이하이닉스 주식회사 | Semiconductor device and method of manufacturing the same |
US9553105B2 (en) * | 2015-03-10 | 2017-01-24 | Samsung Electronics Co., Ltd. | Semiconductor devices including gate insulation layers on channel materials |
US20170062456A1 (en) | 2015-08-31 | 2017-03-02 | Cypress Semiconductor Corporation | Vertical division of three-dimensional memory device |
US9753657B2 (en) | 2015-09-18 | 2017-09-05 | Sandisk Technologies Llc | Dynamic reconditioning of charge trapped based memory |
US20180033798A1 (en) | 2016-07-27 | 2018-02-01 | Sandisk Technologies Llc | Non-volatile memory with reduced variations in gate resistance |
KR20180046964A (en) | 2016-10-28 | 2018-05-10 | 삼성전자주식회사 | Semiconductor memory device |
US9991277B1 (en) | 2016-11-28 | 2018-06-05 | Sandisk Technologies Llc | Three-dimensional memory device with discrete self-aligned charge storage elements and method of making thereof |
US10680009B2 (en) | 2017-08-23 | 2020-06-09 | Yangtze Memory Technologies Co., Ltd. | Method for forming gate structure of three-dimensional memory device |
KR102385566B1 (en) | 2017-08-30 | 2022-04-12 | 삼성전자주식회사 | Vertical-type memory device |
CN107527919A (en) | 2017-08-31 | 2017-12-29 | 长江存储科技有限责任公司 | A kind of 3D nand memories part and its manufacture method |
JP6929173B2 (en) | 2017-09-13 | 2021-09-01 | 東京エレクトロン株式会社 | Methods and equipment for forming silicon oxide films |
KR20200145919A (en) * | 2019-06-20 | 2020-12-31 | 삼성전자주식회사 | Semiconductor devices |
-
2019
- 2019-08-08 KR KR1020190096921A patent/KR20210017528A/en active Search and Examination
-
2020
- 2020-03-17 DE DE102020107290.2A patent/DE102020107290B4/en active Active
- 2020-04-21 SG SG10202003637YA patent/SG10202003637YA/en unknown
- 2020-05-20 JP JP2020087803A patent/JP2021027328A/en active Pending
- 2020-06-22 CN CN202010573204.XA patent/CN112349721A/en active Pending
- 2020-07-23 US US16/936,888 patent/US11380706B2/en active Active
-
2022
- 2022-05-25 US US17/824,821 patent/US11974434B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220320119A1 (en) * | 2021-03-30 | 2022-10-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and method for forming thereof |
US11785779B2 (en) * | 2021-03-30 | 2023-10-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming a semiconductor memory structure using a liner layer as an etch stop |
Also Published As
Publication number | Publication date |
---|---|
JP2021027328A (en) | 2021-02-22 |
US20210043649A1 (en) | 2021-02-11 |
DE102020107290A1 (en) | 2021-02-11 |
US11380706B2 (en) | 2022-07-05 |
US11974434B2 (en) | 2024-04-30 |
US20220293632A1 (en) | 2022-09-15 |
KR20210017528A (en) | 2021-02-17 |
CN112349721A (en) | 2021-02-09 |
DE102020107290B4 (en) | 2024-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10202006561WA (en) | Semiconductor device and method of fabricating the same | |
SG10202005977TA (en) | Integrated circuit device and method of manufacturing the same | |
SG10201907458SA (en) | Semiconductor device and method of manufacturing the same | |
SG10201707196VA (en) | Integrated circuit devices and methods of assembling the same | |
SG10201907920TA (en) | Semiconductor Package And Method Of Manufacturing The Same | |
SG10201907013YA (en) | Semiconductor Device And Method Of Manufacturing The Same | |
SG10201905833RA (en) | Semiconductor device and manufacturing method of the semiconductor device | |
SG11201908298YA (en) | Integrated circuit device and method of manufacturing integrated circuit device | |
HK1252326A1 (en) | Semiconductor device and manufacturing method of the same | |
SG10201905840VA (en) | Semiconductor device and manufacturing method thereof | |
SG11202103709VA (en) | Semiconductor structure and method of forming the same | |
SG11202012288PA (en) | Semiconductor device and method of manufacturing same | |
SG10202009367XA (en) | Memory device including interface circuit and method of operating the same | |
HK1246002A1 (en) | Semiconductor device and manufacturing method of the same | |
SG10202003637YA (en) | Integrated Circuit Device And Method Of Manufacturing The Same | |
EP3803923C0 (en) | Inductive component and method of manufacturing the same | |
GB201901521D0 (en) | Method of manufacturing an elastic conductor, elastic conductor and electronic device comprising the elastic conductor | |
SG11202111780XA (en) | Semiconductor device manufacturing device and manufacturing method | |
SG10202002058VA (en) | Electronic device and method for fabricating the same | |
SG10201911654SA (en) | Electronic device and method for fabricating the same | |
SG10201909191UA (en) | Electronic device and method for fabricating the same | |
SG11201910866XA (en) | Semiconductor device and manufacturing method | |
GB201901234D0 (en) | Integrated circuit manufacturing process and apparatus | |
EP3676671A4 (en) | Electronic device including contact member and manufacturing method of the same | |
EP3595082B8 (en) | Integrated device and manufacturing method thereof |