SG10201700308QA - Method For Fabricating Semiconductor Structures Including A High Resistivity Layer, And Related Semiconductor Structures - Google Patents

Method For Fabricating Semiconductor Structures Including A High Resistivity Layer, And Related Semiconductor Structures

Info

Publication number
SG10201700308QA
SG10201700308QA SG10201700308QA SG10201700308QA SG10201700308QA SG 10201700308Q A SG10201700308Q A SG 10201700308QA SG 10201700308Q A SG10201700308Q A SG 10201700308QA SG 10201700308Q A SG10201700308Q A SG 10201700308QA SG 10201700308Q A SG10201700308Q A SG 10201700308QA
Authority
SG
Singapore
Prior art keywords
semiconductor structures
high resistivity
resistivity layer
fabricating
structures including
Prior art date
Application number
SG10201700308QA
Inventor
Ionut Radu
Eric Desbonnets
Original Assignee
Soitec Silicon On Insulator
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec Silicon On Insulator filed Critical Soitec Silicon On Insulator
Publication of SG10201700308QA publication Critical patent/SG10201700308QA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6616—Vertical connections, e.g. vias

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Recrystallisation Techniques (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Drying Of Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
SG10201700308QA 2016-01-15 2017-01-13 Method For Fabricating Semiconductor Structures Including A High Resistivity Layer, And Related Semiconductor Structures SG10201700308QA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1650333A FR3046874B1 (en) 2016-01-15 2016-01-15 METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURES INCLUDING A HIGH RESISTIVITY LAYER, AND RELATED SEMICONDUCTOR STRUCTURES

Publications (1)

Publication Number Publication Date
SG10201700308QA true SG10201700308QA (en) 2017-08-30

Family

ID=55759798

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201700308QA SG10201700308QA (en) 2016-01-15 2017-01-13 Method For Fabricating Semiconductor Structures Including A High Resistivity Layer, And Related Semiconductor Structures

Country Status (9)

Country Link
US (1) US10276492B2 (en)
EP (1) EP3193361B1 (en)
JP (3) JP2017126749A (en)
KR (1) KR20170085981A (en)
CN (1) CN107068571B (en)
FI (1) FI3193361T3 (en)
FR (1) FR3046874B1 (en)
SG (1) SG10201700308QA (en)
TW (1) TWI720105B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111430217B (en) * 2019-01-09 2022-11-29 芯恩（青岛）集成电路有限公司 Semiconductor device and manufacturing method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154674A (en) * 1984-08-25 1986-03-18 Fujitsu Ltd Super-high frequency integrated circuit device
US6162665A (en) * 1993-10-15 2000-12-19 Ixys Corporation High voltage transistors and thyristors
SG67458A1 (en) * 1996-12-18 1999-09-21 Canon Kk Process for producing semiconductor article
JP4034099B2 (en) * 2002-03-28 2008-01-16 株式会社ルネサステクノロジ High frequency monolithic integrated circuit device and method of manufacturing the same
US20070032040A1 (en) * 2003-09-26 2007-02-08 Dimitri Lederer Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
JP5230061B2 (en) * 2005-07-25 2013-07-10 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
JP5367323B2 (en) * 2008-07-23 2013-12-11 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method of semiconductor device
US9064712B2 (en) * 2010-08-12 2015-06-23 Freescale Semiconductor Inc. Monolithic microwave integrated circuit
JP2012156403A (en) * 2011-01-27 2012-08-16 Panasonic Corp Glass-embedded silicon substrate, and method of manufacturing the same
CN102183335B (en) * 2011-03-15 2015-10-21 迈尔森电子（天津）有限公司 MEMS pressure sensor and preparation method thereof
US8934021B2 (en) * 2012-07-02 2015-01-13 Dayton D. Eden Dual-mode terahertz imaging systems
FR2993398B1 (en) * 2012-07-11 2015-05-29 Soitec Silicon On Insulator Semiconductor structures comprising fluid microchannels for cooling and related methods
US9116244B1 (en) * 2013-02-28 2015-08-25 Rockwell Collins, Inc. System for and method of weather phenomenon detection using multiple beams
CN104681562B (en) * 2013-11-28 2017-11-14 中芯国际集成电路制造(上海)有限公司 A kind of integrated circuit and its manufacture method and electronic installation
US20150371905A1 (en) * 2014-06-20 2015-12-24 Rf Micro Devices, Inc. Soi with gold-doped handle wafer
US9475692B2 (en) * 2014-07-22 2016-10-25 Qorvo Us, Inc. Radio frequency (RF) microelectromechanical systems (MEMS) devices with gold-doped silicon

Also Published As

Publication number Publication date
TW201735257A (en) 2017-10-01
FR3046874A1 (en) 2017-07-21
US20170207164A1 (en) 2017-07-20
JP2023112087A (en) 2023-08-10
EP3193361A1 (en) 2017-07-19
JP2021168426A (en) 2021-10-21
FI3193361T3 (en) 2023-05-09
US10276492B2 (en) 2019-04-30
JP2017126749A (en) 2017-07-20
TWI720105B (en) 2021-03-01
CN107068571A (en) 2017-08-18
EP3193361B1 (en) 2023-04-12
KR20170085981A (en) 2017-07-25
CN107068571B (en) 2021-09-10
FR3046874B1 (en) 2018-04-13

Similar Documents

Publication Publication Date Title
TWI563643B (en) Semiconductor structure and manufacturing method thereof
SG11201707998TA (en) Method for atomic layer etching
GB2538471B (en) Inductor device, inductor array, and multilayered substrate, and method for manufacturing inductor device
SG11201703377SA (en) Composite substrate manufacturing method and composite substrate
SG10201608814YA (en) Semiconductor device and method for manufacturing the semiconductor device
PT3339023T (en) Laminate, method for manufacturing the laminate, semiconductor device, and method for manufacturing the semiconductor device
EP2960925A4 (en) Composite substrate, semiconductor device and method for manufacturing semiconductor device
EP3349237A4 (en) METHOD FOR MANUFACTURING SiC COMPOSITE SUBSTRATE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR SUBSTRATE
EP3451363A4 (en) Method for manufacturing composite wafer
SG11201702013WA (en) Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
RS59820B1 (en) Method and device for producing a 3-d substrate laminated with a layer material
EP3522239A4 (en) Semiconductor light-emitting element and method for manufacturing semiconductor light-emitting element
SG11201609300VA (en) Method for fabricating a semiconductor device including fin relaxation, and related structures
SG11201605542RA (en) Semiconductor substrate, semiconductor device and manufacturing method for semiconductor substrate
SG10202013142QA (en) Semiconductor manufacturing parts comprising sic deposition layer, and manufacturing method therefor
EP3214627A4 (en) Superconducting wire material substrate and method for manufacturing same, and superconducting wire material
EP3459106C0 (en) Method for fabricating a strained semiconductor-on-insulator substrate
SG11202001450UA (en) Apparatus and methods for manufacturing semiconductor structures using protective barrier layer
TWI562309B (en) Semiconductor structure and method for fabricating the same
GB201415119D0 (en) Method for fabricating a semiconductor structure
SG11201703033RA (en) Barrier layer removal method and semiconductor structure forming method
IL248722A0 (en) Void forming composition, semiconductor device provided with voids formed using composition, and method for manufacturing semiconductor device using composition
HK1216207A1 (en) Nitride semiconductor layer, nitride semiconductor device, and method for manufacturing nitride semiconductor layer
TWI562336B (en) Semiconductor structure and method for manufacturing the same
TWI563656B (en) Semiconductor structure and manufacturing method thereof