SG10201400559PA - Semiconductor packages and methods of packaging semiconductor devices - Google Patents

Semiconductor packages and methods of packaging semiconductor devices

Info

Publication number
SG10201400559PA
SG10201400559PA SG10201400559PA SG10201400559PA SG10201400559PA SG 10201400559P A SG10201400559P A SG 10201400559PA SG 10201400559P A SG10201400559P A SG 10201400559PA SG 10201400559P A SG10201400559P A SG 10201400559PA SG 10201400559P A SG10201400559P A SG 10201400559PA
Authority
SG
Singapore
Prior art keywords
methods
semiconductor
packaging
packages
semiconductor devices
Prior art date
Application number
SG10201400559PA
Inventor
Yang Yongbo
Jr Bambalan Dimaano Antonio
Hong Wo Chun
Original Assignee
United Test & Assembly Ct Lt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Test & Assembly Ct Lt filed Critical United Test & Assembly Ct Lt
Publication of SG10201400559PA publication Critical patent/SG10201400559PA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H01L2224/02319—Manufacturing methods of the redistribution layers by using a preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0343—Manufacturing methods by blanket deposition of the material of the bonding area in solid form
    • H01L2224/03436—Lamination of a preform, e.g. foil, sheet or layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346—Plating
    • H01L2224/03464—Electroless plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/036—Manufacturing methods by patterning a pre-deposited material
    • H01L2224/0361—Physical or chemical etching
    • H01L2224/03614—Physical or chemical etching by chemical means only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/036—Manufacturing methods by patterning a pre-deposited material
    • H01L2224/03622—Manufacturing methods by patterning a pre-deposited material using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1143—Manufacturing methods by blanket deposition of the material of the bump connector in solid form
    • H01L2224/11436—Lamination of a preform, e.g. foil, sheet or layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/207—Diameter ranges

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
SG10201400559PA 2013-03-14 2014-03-11 Semiconductor packages and methods of packaging semiconductor devices SG10201400559PA (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/802,769 US9087777B2 (en) 2013-03-14 2013-03-14 Semiconductor packages and methods of packaging semiconductor devices

Publications (1)

Publication Number Publication Date
SG10201400559PA true SG10201400559PA (en) 2014-10-30

Family

ID=51504006

Family Applications (1)

Application Number Title Priority Date Filing Date
SG10201400559PA SG10201400559PA (en) 2013-03-14 2014-03-11 Semiconductor packages and methods of packaging semiconductor devices

Country Status (4)

Country Link
US (4) US9087777B2 (en)
CN (1) CN104051334B (en)
SG (1) SG10201400559PA (en)
TW (1) TWI531018B (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9165878B2 (en) * 2013-03-14 2015-10-20 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9087777B2 (en) * 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9437459B2 (en) * 2014-05-01 2016-09-06 Freescale Semiconductor, Inc. Aluminum clad copper structure of an electronic component package and a method of making an electronic component package with an aluminum clad copper structure
EP3195357A4 (en) * 2014-09-15 2018-05-23 Intel Corporation Methods to form high density through-mold interconnections
TWI566349B (en) * 2014-12-04 2017-01-11 矽品精密工業股份有限公司 Packaging structure and method of fabricating the same
US9589871B2 (en) * 2015-04-13 2017-03-07 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method for manufacturing the same
DE102015213999A1 (en) * 2015-07-24 2017-01-26 Robert Bosch Gmbh Manufacturing method for a microelectronic component arrangement and microelectronic component arrangement
US20170064821A1 (en) * 2015-08-31 2017-03-02 Kristof Darmawikarta Electronic package and method forming an electrical package
US10321575B2 (en) * 2015-09-01 2019-06-11 Qualcomm Incorporated Integrated circuit (IC) module comprising an integrated circuit (IC) package and an interposer with embedded passive components
KR101706470B1 (en) * 2015-09-08 2017-02-14 앰코 테크놀로지 코리아 주식회사 Semiconductor device with surface finish layer and manufacturing method thereof
CN107025481B (en) * 2016-02-02 2021-08-20 上海伯乐电子有限公司 Flexible printed circuit board, smart card module using same and smart card
US9853011B2 (en) * 2016-03-29 2017-12-26 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method for manufacturing the same
JP6771308B2 (en) * 2016-05-02 2020-10-21 三菱電機株式会社 Mounting structure of circuit boards and semiconductor integrated circuits
US10032850B2 (en) * 2016-05-11 2018-07-24 Texas Instruments Incorporated Semiconductor die with back-side integrated inductive component
US10083866B2 (en) 2016-07-27 2018-09-25 Texas Instruments Incorporated Sawn leadless package having wettable flank leads
US10229859B2 (en) * 2016-08-17 2019-03-12 Advanced Semiconductor Engineering, Inc. Semiconductor device package and a method of manufacturing the same
US10566309B2 (en) * 2016-10-04 2020-02-18 Infineon Technologies Ag Multi-purpose non-linear semiconductor package assembly line
DE102017106202B4 (en) * 2017-03-22 2018-11-29 Infineon Technologies Ag METHOD FOR PRODUCING A SEMICONDUCTOR DEVICE, COMPRISING A SEMICONDUCTOR OF A SEMICONDUCTOR MATERIAL
JP6892517B2 (en) * 2017-05-01 2021-06-23 ヒューレット−パッカード デベロップメント カンパニー エル．ピー．Ｈｅｗｌｅｔｔ‐Ｐａｃｋａｒｄ Ｄｅｖｅｌｏｐｍｅｎｔ Ｃｏｍｐａｎｙ， Ｌ．Ｐ． Molded panel
US11183460B2 (en) * 2018-09-17 2021-11-23 Texas Instruments Incorporated Embedded die packaging with integrated ceramic substrate
US20210074621A1 (en) * 2019-09-10 2021-03-11 Amazing Microelectronic Corp. Semiconductor package

Family Cites Families (193)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5444033B2 (en) * 1974-12-28 1979-12-24
US4359491A (en) * 1980-12-31 1982-11-16 Jin An Industrial Co., Ltd. Process for the preparation of a thermal transferable twinkling pattern
US5544469A (en) * 1988-09-26 1996-08-13 Southpac Trust International, Inc. Wrapping material having an extension for design indicia for wrapping flower pots and floral arrangements and methods
US5118540A (en) * 1990-04-23 1992-06-02 Solar Kinetics, Inc. Corrosion resistant flexible reflective film for solar energy applications
US5072520A (en) * 1990-10-23 1991-12-17 Rogers Corporation Method of manufacturing an interconnect device having coplanar contact bumps
US5167992A (en) * 1991-03-11 1992-12-01 Microelectronics And Computer Technology Corporation Selective electroless plating process for metal conductors
JPH04332404A (en) * 1991-05-07 1992-11-19 Nec Corp Anisotropic conductive material and connection of integrated circuit element using it
US5592025A (en) * 1992-08-06 1997-01-07 Motorola, Inc. Pad array semiconductor device
US5329695A (en) * 1992-09-01 1994-07-19 Rogers Corporation Method of manufacturing a multilayer circuit board
JPH08115989A (en) * 1994-08-24 1996-05-07 Fujitsu Ltd Semiconductor device and its manufacture
JPH08167630A (en) * 1994-12-15 1996-06-25 Hitachi Ltd Chip connection structure
JP2679681B2 (en) * 1995-04-28 1997-11-19 日本電気株式会社 Semiconductor device, package for semiconductor device, and manufacturing method thereof
JP3123638B2 (en) * 1995-09-25 2001-01-15 株式会社三井ハイテック Semiconductor device
US5847458A (en) * 1996-05-21 1998-12-08 Shinko Electric Industries Co., Ltd. Semiconductor package and device having heads coupled with insulating material
US5773386A (en) * 1997-02-26 1998-06-30 Moore U.S.A. Inc. Durable image direct thermal label
JP3545177B2 (en) * 1997-09-18 2004-07-21 株式会社荏原製作所 Method for forming multilayer embedded Cu wiring
JP3638771B2 (en) * 1997-12-22 2005-04-13 沖電気工業株式会社 Semiconductor device
US6872661B1 (en) 1998-06-10 2005-03-29 Asat Ltd. Leadless plastic chip carrier with etch back pad singulation and die attach pad array
US7332375B1 (en) * 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
JP2000068702A (en) * 1998-08-24 2000-03-03 Sony Corp Filter element and its production
US6915566B2 (en) * 1999-03-01 2005-07-12 Texas Instruments Incorporated Method of fabricating flexible circuits for integrated circuit interconnections
JP3914654B2 (en) * 1999-03-17 2007-05-16 株式会社ルネサステクノロジ Semiconductor device
TW413874B (en) * 1999-04-12 2000-12-01 Siliconware Precision Industries Co Ltd BGA semiconductor package having exposed heat dissipation layer and its manufacturing method
US6441114B1 (en) * 1999-06-11 2002-08-27 3M Innovative Properties Company Adhesives for use on fluorine-containing or polycarbonate surfaces
US6420779B1 (en) * 1999-09-14 2002-07-16 St Assembly Test Services Ltd. Leadframe based chip scale package and method of producing the same
JP3450236B2 (en) * 1999-09-22 2003-09-22 Ｎｅｃエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP3973340B2 (en) * 1999-10-05 2007-09-12 Ｎｅｃエレクトロニクス株式会社 Semiconductor device, wiring board, and manufacturing method thereof
TW512467B (en) * 1999-10-12 2002-12-01 North Kk Wiring circuit substrate and manufacturing method therefor
US6362525B1 (en) * 1999-11-09 2002-03-26 Cypress Semiconductor Corp. Circuit structure including a passive element formed within a grid array substrate and method for making the same
US6689689B1 (en) * 2000-01-05 2004-02-10 Advanced Micro Devices, Inc. Selective deposition process for allowing damascene-type Cu interconnect lines
US6444567B1 (en) * 2000-01-05 2002-09-03 Advanced Micro Devices, Inc. Process for alloying damascene-type Cu interconnect lines
US6455425B1 (en) * 2000-01-18 2002-09-24 Advanced Micro Devices, Inc. Selective deposition process for passivating top interface of damascene-type Cu interconnect lines
EP1122778A3 (en) * 2000-01-31 2004-04-07 Sanyo Electric Co., Ltd. Circuit device and manufacturing method of circuit device
US6613671B1 (en) * 2000-03-03 2003-09-02 Micron Technology, Inc. Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed thereby
US6348726B1 (en) * 2001-01-18 2002-02-19 National Semiconductor Corporation Multi row leadless leadframe package
US20040070080A1 (en) * 2001-02-27 2004-04-15 Chippac, Inc Low cost, high performance flip chip package structure
US6437429B1 (en) * 2001-05-11 2002-08-20 Walsin Advanced Electronics Ltd Semiconductor package with metal pads
US6724083B2 (en) * 2001-07-16 2004-04-20 Ars Electronics Co., Ltd. Method of producing semiconductor packages by cutting via holes into half when separating substrate
US7001798B2 (en) * 2001-11-14 2006-02-21 Oki Electric Industry Co., Ltd. Method of manufacturing semiconductor device
US6664615B1 (en) 2001-11-20 2003-12-16 National Semiconductor Corporation Method and apparatus for lead-frame based grid array IC packaging
JP2003197856A (en) * 2001-12-28 2003-07-11 Oki Electric Ind Co Ltd Semiconductor device
US6737298B2 (en) * 2002-01-23 2004-05-18 St Assembly Test Services Ltd Heat spreader anchoring & grounding method & thermally enhanced PBGA package using the same
US7038142B2 (en) * 2002-01-24 2006-05-02 Fujitsu Limited Circuit board and method for fabricating the same, and electronic device
JP3666591B2 (en) 2002-02-01 2005-06-29 株式会社トッパンＮｅｃサーキットソリューションズ Manufacturing method of semiconductor chip mounting substrate
US20100210745A1 (en) * 2002-09-09 2010-08-19 Reactive Surfaces, Ltd. Molecular Healing of Polymeric Materials, Coatings, Plastics, Elastomers, Composites, Laminates, Adhesives, and Sealants by Active Enzymes
US8304864B2 (en) * 2003-06-25 2012-11-06 Unisem (Mauritius) Holdings Limited Lead frame routed chip pads for semiconductor packages
JP2005045150A (en) * 2003-07-25 2005-02-17 Matsushita Electric Ind Co Ltd Wiring base material for intermediate connection, multilayer wiring board, and manufacturing methods thereof
US7709935B2 (en) * 2003-08-26 2010-05-04 Unisem (Mauritius) Holdings Limited Reversible leadless package and methods of making and using same
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
TWI227046B (en) * 2003-11-11 2005-01-21 United Microelectronics Corp Process of metal interconnects
EP1697967A1 (en) * 2003-12-25 2006-09-06 Ebara Corporation Substrate holding apparatus, substrate holding method, and substrate processing apparatus
JP2005236176A (en) * 2004-02-23 2005-09-02 Torex Semiconductor Ltd Electrode package and semiconductor device
US7214562B2 (en) * 2004-02-25 2007-05-08 Carsem (M) Sdn. Bhd. Method for encapsulating lead frame packages
US6940183B1 (en) * 2004-06-04 2005-09-06 Lu-Chen Hwan Compound filled in lead IC packaging product
US7157791B1 (en) 2004-06-11 2007-01-02 Bridge Semiconductor Corporation Semiconductor chip assembly with press-fit ground plane
JP2006041453A (en) * 2004-06-22 2006-02-09 Ebara Corp Method and apparatus for wiring formation
KR101076505B1 (en) * 2004-07-27 2011-10-24 가부시키가이샤 가네카 Adhesive film and use thereof
US7413995B2 (en) 2004-08-23 2008-08-19 Intel Corporation Etched interposer for integrated circuit devices
JP4713131B2 (en) * 2004-11-19 2011-06-29 株式会社マルチ Printed wiring board and method for manufacturing the printed wiring board
JP4892834B2 (en) * 2004-12-27 2012-03-07 宇部興産株式会社 Polyimide film with improved adhesion, process for producing the same, and laminate
JP4185499B2 (en) * 2005-02-18 2008-11-26 富士通マイクロエレクトロニクス株式会社 Semiconductor device
US7160798B2 (en) * 2005-02-24 2007-01-09 Freescale Semiconductor, Inc. Method of making reinforced semiconductor package
DE102005014748B4 (en) * 2005-03-31 2007-02-08 Advanced Micro Devices, Inc., Sunnyvale Technique for electrochemical deposition of a chemical order alloy
TWI388846B (en) * 2005-07-14 2013-03-11 Jsr Corp An electrical impedance measuring device and a measuring method for connecting an electrical resistance measuring connector and a circuit board
US20070057169A1 (en) * 2005-09-14 2007-03-15 Chung-Chi Hsiao Package structure for an optical sensor
JP2007109825A (en) 2005-10-12 2007-04-26 Nec Corp Multilayer wiring board, semiconductor device using the same, and their manufacturing methods
JP4819471B2 (en) 2005-10-12 2011-11-24 日本電気株式会社 Wiring substrate, semiconductor device using the wiring substrate, and manufacturing method thereof
JP2007194436A (en) 2006-01-19 2007-08-02 Elpida Memory Inc Semiconductor package and manufacturing method thereof, substrate with conductive post, and laminated semiconductor device and manufacturing method thereof
US8201746B2 (en) * 2006-01-24 2012-06-19 Agency For Science, Technology And Research On-chip antenna and a method of fabricating the same
US7816186B2 (en) * 2006-03-14 2010-10-19 Unisem (Mauritius) Holdings Limited Method for making QFN package with power and ground rings
US20070246821A1 (en) 2006-04-20 2007-10-25 Lu Szu W Utra-thin substrate package technology
US8492906B2 (en) 2006-04-28 2013-07-23 Utac Thai Limited Lead frame ball grid array with traces under die
JP4431123B2 (en) * 2006-05-22 2010-03-10 日立電線株式会社 Electronic device substrate and manufacturing method thereof, and electronic device and manufacturing method thereof
US7902660B1 (en) * 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
MY142210A (en) * 2006-06-05 2010-11-15 Carsem M Sdn Bhd Multiple row exposed leads for mlp high density packages
SG140574A1 (en) * 2006-08-30 2008-03-28 United Test & Assembly Ct Ltd Method of producing a semiconductor package
TWI749346B (en) * 2006-09-29 2021-12-11 日商半導體能源研究所股份有限公司 Display device and electronic device
JP2008091638A (en) * 2006-10-02 2008-04-17 Nec Electronics Corp Electronic equipment, and manufacturing method thereof
JP5074738B2 (en) * 2006-10-24 2012-11-14 リンテック株式会社 Spacer sheet for composite semiconductor device and method for manufacturing composite semiconductor device
JP5044189B2 (en) * 2006-10-24 2012-10-10 リンテック株式会社 Composite semiconductor device manufacturing method and composite semiconductor device
US20080116587A1 (en) * 2006-11-16 2008-05-22 Chun Ho Fan Conductor polymer composite carrier with isoproperty conductive columns
TWI316749B (en) 2006-11-17 2009-11-01 Siliconware Precision Industries Co Ltd Semiconductor package and fabrication method thereof
WO2008069260A1 (en) * 2006-11-30 2008-06-12 Sanyo Electric Co., Ltd. Circuit element mounting board, circuit device using the same, and air conditioner
JP2008159820A (en) * 2006-12-22 2008-07-10 Tdk Corp Collective packaging method of electronic component, and method for producing substrate with built-in electronic component
US7670874B2 (en) * 2007-02-16 2010-03-02 John Trezza Plated pillar package formation
US7755174B2 (en) * 2007-03-20 2010-07-13 Nuvotonics, LLC Integrated electronic components and methods of formation thereof
JP4881211B2 (en) * 2007-04-13 2012-02-22 新光電気工業株式会社 Wiring substrate manufacturing method, semiconductor device manufacturing method, and wiring substrate
US8030768B2 (en) * 2007-04-24 2011-10-04 United Test And Assembly Center Ltd. Semiconductor package with under bump metallization aligned with open vias
US7576435B2 (en) * 2007-04-27 2009-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Low-cost and ultra-fine integrated circuit packaging technique
KR100826988B1 (en) 2007-05-08 2008-05-02 주식회사 하이닉스반도체 Printed circuit board and flip chip package using the same
KR100923562B1 (en) * 2007-05-08 2009-10-27 삼성전자주식회사 Semiconductor package and method of forming the same
US20080285304A1 (en) * 2007-05-18 2008-11-20 Rankin Jr Charles M Light extraction film system
JP2009043857A (en) * 2007-08-08 2009-02-26 Casio Comput Co Ltd Semiconductor device and manufacturing method thereof
US7671452B1 (en) * 2007-08-17 2010-03-02 National Semiconductor Corporation Microarray package with plated contact pedestals
TWI334324B (en) * 2007-09-19 2010-12-01 Unimicron Technology Corp Printed circuit board and method of fabricating the same
US8089159B1 (en) * 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US7749809B2 (en) 2007-12-17 2010-07-06 National Semiconductor Corporation Methods and systems for packaging integrated circuits
US8426960B2 (en) * 2007-12-21 2013-04-23 Alpha & Omega Semiconductor, Inc. Wafer level chip scale packaging
US7956453B1 (en) * 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
JP4981712B2 (en) 2008-02-29 2012-07-25 新光電気工業株式会社 Wiring board manufacturing method and semiconductor package manufacturing method
US7732901B2 (en) * 2008-03-18 2010-06-08 Stats Chippac Ltd. Integrated circuit package system with isloated leads
US8354688B2 (en) * 2008-03-25 2013-01-15 Bridge Semiconductor Corporation Semiconductor chip assembly with bump/base/ledge heat spreader, dual adhesives and cavity in bump
US7948076B2 (en) 2008-03-25 2011-05-24 Bridge Semiconductor Corporation Semiconductor chip assembly with post/base heat spreader and vertical signal routing
JPWO2009122912A1 (en) * 2008-03-31 2011-08-04 三洋電機株式会社 Solder structure, method for forming solder structure, semiconductor module including solder structure, and portable device
WO2009136495A1 (en) * 2008-05-09 2009-11-12 国立大学法人九州工業大学 Chip-size double side connection package and method for manufacturing the same
US20090289362A1 (en) * 2008-05-21 2009-11-26 Texas Instruments Incorporated Low Inductance Ball Grid Array Device Having Chip Bumps on Substrate Vias
US8310051B2 (en) * 2008-05-27 2012-11-13 Mediatek Inc. Package-on-package with fan-out WLCSP
US9202777B2 (en) * 2008-05-30 2015-12-01 Stats Chippac Ltd. Semiconductor package system with cut multiple lead pads
TWI389278B (en) * 2008-06-19 2013-03-11 Subtron Technology Co Ltd Process of package substrate
US8502011B2 (en) * 2008-06-24 2013-08-06 Unicharm Corporation Absorbent article and method of manufacturing the absorbent article
TWI453877B (en) * 2008-11-07 2014-09-21 Advanced Semiconductor Eng Structure and process of embedded chip package
US20100019379A1 (en) * 2008-07-24 2010-01-28 Broadcom Corporation External heat sink for bare-die flip chip packages
US8125064B1 (en) * 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
WO2010024233A1 (en) * 2008-08-27 2010-03-04 日本電気株式会社 Wiring board capable of containing functional element and method for manufacturing same
KR101002680B1 (en) * 2008-10-21 2010-12-21 삼성전기주식회사 Semiconductor package and method of manufacturing the same
KR101009103B1 (en) * 2008-10-27 2011-01-18 삼성전기주식회사 A dual face package and a fabricating method for the same
US8176628B1 (en) 2008-12-23 2012-05-15 Amkor Technology, Inc. Protruding post substrate package structure and method
JP5419441B2 (en) * 2008-12-26 2014-02-19 富士フイルム株式会社 Method for forming multilayer wiring board
US7902661B2 (en) 2009-02-20 2011-03-08 National Semiconductor Corporation Integrated circuit micro-module
US9490212B2 (en) * 2009-04-23 2016-11-08 Huilong Zhu High quality electrical contacts between integrated circuit chips
TW201041105A (en) * 2009-05-13 2010-11-16 Advanced Semiconductor Eng Substrate having single patterned metal layer, and package applied with the same, and methods of manufacturing the substrate and package
JP5120342B2 (en) * 2009-06-18 2013-01-16 ソニー株式会社 Manufacturing method of semiconductor package
US20110180891A1 (en) * 2009-08-06 2011-07-28 Advanced Chip Engineering Technology Inc. Conductor package structure and method of the same
US8021930B2 (en) * 2009-08-12 2011-09-20 Stats Chippac, Ltd. Semiconductor device and method of forming dam material around periphery of die to reduce warpage
CN102576701B (en) 2009-09-02 2016-08-17 凯信公司 IC packaging part and manufacture method thereof
JP2011153190A (en) * 2010-01-26 2011-08-11 Nitto Denko Corp Conductive adhesive tape
US20110186960A1 (en) * 2010-02-03 2011-08-04 Albert Wu Techniques and configurations for recessed semiconductor substrates
JP4657369B1 (en) * 2010-02-24 2011-03-23 エンパイア テクノロジー ディベロップメント エルエルシー WIRING BOARD AND ITS MANUFACTURING METHOD, AND WIRING BOARD DECOMPOSING METHOD
US8455995B2 (en) * 2010-04-16 2013-06-04 Taiwan Semiconductor Manufacturing Company, Ltd. TSVs with different sizes in interposers for bonding dies
EP2557593A1 (en) * 2010-04-30 2013-02-13 Wavenics, Inc. Integrated-terminal-type metal base package module and a method for packaging an integrated terminal for a metal base package module
JP2011238742A (en) * 2010-05-10 2011-11-24 Shinko Electric Ind Co Ltd Method for manufacturing a wiring substrate and the wiring substrate
US8558392B2 (en) * 2010-05-14 2013-10-15 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure and mounting semiconductor die in recessed encapsulant
TWI427716B (en) * 2010-06-04 2014-02-21 矽品精密工業股份有限公司 Semiconductor package without carrier and method of fabricating the same
US9674964B2 (en) * 2010-06-08 2017-06-06 Abacus Finance Group LLC Method and structure for directly connecting coaxial or micro coaxial cables to the interior side of pads of a printed circuit board to improve signal integrity of an electrical circuit
KR101088824B1 (en) * 2010-06-16 2011-12-06 주식회사 하이닉스반도체 Module substrate, memory module having the module substrate and method for forming the memory module
US8426961B2 (en) * 2010-06-25 2013-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Embedded 3D interposer structure
US8716873B2 (en) * 2010-07-01 2014-05-06 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
TWI460834B (en) * 2010-08-26 2014-11-11 Unimicron Technology Corp Package structure having (tsv) through-silicon-vias chip embedded therein and fabrication method thereof
US8097490B1 (en) * 2010-08-27 2012-01-17 Stats Chippac, Ltd. Semiconductor device and method of forming stepped interconnect layer for stacked semiconductor die
US8440544B2 (en) * 2010-10-06 2013-05-14 International Business Machines Corporation CMOS structure and method of manufacture
US8309400B2 (en) 2010-10-15 2012-11-13 Advanced Semiconductor Engineering, Inc. Leadframe package structure and manufacturing method thereof
TWI496258B (en) * 2010-10-26 2015-08-11 Unimicron Technology Corp Fabrication method of package substrate
TWI527174B (en) * 2010-11-19 2016-03-21 日月光半導體製造股份有限公司 Package having semiconductor device
US8791501B1 (en) * 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8377750B2 (en) * 2010-12-14 2013-02-19 Stats Chippac Ltd. Integrated circuit packaging system with multiple row leads and method of manufacture thereof
JP5855905B2 (en) * 2010-12-16 2016-02-09 日本特殊陶業株式会社 Multilayer wiring board and manufacturing method thereof
TWI486259B (en) * 2010-12-27 2015-06-01 Au Optronics Corp Flexible substrate structure and method of making the same
US20120187545A1 (en) * 2011-01-24 2012-07-26 Broadcom Corporation Direct through via wafer level fanout package
US20120193785A1 (en) * 2011-02-01 2012-08-02 Megica Corporation Multichip Packages
US8735224B2 (en) 2011-02-14 2014-05-27 Stats Chippac Ltd. Integrated circuit packaging system with routed circuit lead array and method of manufacture thereof
US20120229990A1 (en) * 2011-03-08 2012-09-13 Ibiden Co., Ltd. Multilayer printed wiring board and method for manufacturing multilayer printed wiring board
US8709933B2 (en) * 2011-04-21 2014-04-29 Tessera, Inc. Interposer having molded low CTE dielectric
KR101069488B1 (en) * 2011-05-13 2011-09-30 주식회사 네패스 Semiconductor package with interposer block therein
TWI455271B (en) * 2011-05-24 2014-10-01 矽品精密工業股份有限公司 Semiconductor component and method of making same
JP5808586B2 (en) * 2011-06-21 2015-11-10 新光電気工業株式会社 Manufacturing method of interposer
US20130000968A1 (en) * 2011-06-30 2013-01-03 Broadcom Corporation 1-Layer Interposer Substrate With Through-Substrate Posts
US8502363B2 (en) * 2011-07-06 2013-08-06 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with solder joint enhancement element and related methods
TWI497668B (en) 2011-07-27 2015-08-21 矽品精密工業股份有限公司 Semiconductor package and method of forming same
US8580672B2 (en) 2011-10-25 2013-11-12 Globalfoundries Inc. Methods of forming bump structures that include a protection layer
US8598715B2 (en) * 2011-12-02 2013-12-03 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace structures in packaging
US8957518B2 (en) * 2012-01-04 2015-02-17 Mediatek Inc. Molded interposer package and method for fabricating the same
US9258922B2 (en) * 2012-01-18 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. PoP structures including through-assembly via modules
JP6230777B2 (en) * 2012-01-30 2017-11-15 新光電気工業株式会社 WIRING BOARD, WIRING BOARD MANUFACTURING METHOD, AND LIGHT EMITTING DEVICE
MY176915A (en) * 2012-02-13 2020-08-26 Semiconductor Components Ind Llc Method of forming an electronic package and structure
US8674487B2 (en) * 2012-03-15 2014-03-18 Advanced Semiconductor Engineering, Inc. Semiconductor packages with lead extensions and related methods
US20130249073A1 (en) * 2012-03-22 2013-09-26 Hsin Hung Chen Integrated circuit packaging system with support structure and method of manufacture thereof
US20130256885A1 (en) * 2012-04-03 2013-10-03 Conexant Systems, Inc. Copper Sphere Array Package
US8978247B2 (en) * 2012-05-22 2015-03-17 Invensas Corporation TSV fabrication using a removable handling structure
TWI459517B (en) * 2012-06-14 2014-11-01 矽品精密工業股份有限公司 Package substrate, semiconductor package and method of forming same
CN103576370A (en) * 2012-07-23 2014-02-12 天津富纳源创科技有限公司 Polarizing plate
US9030010B2 (en) * 2012-09-20 2015-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging devices and methods
JP6057641B2 (en) * 2012-09-20 2017-01-11 新光電気工業株式会社 Wiring board and manufacturing method thereof
US8686568B2 (en) * 2012-09-27 2014-04-01 Advanced Semiconductor Engineering, Inc. Semiconductor package substrates having layered circuit segments, and related methods
EP2717307A1 (en) * 2012-10-04 2014-04-09 Nederlandse Organisatie voor toegepast -natuurwetenschappelijk onderzoek TNO Releasable substrate on a carrier
TWI487042B (en) * 2012-10-18 2015-06-01 旭德科技股份有限公司 Packaging process
US8937387B2 (en) * 2012-11-07 2015-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor device with conductive vias
KR101419601B1 (en) * 2012-11-20 2014-07-16 앰코 테크놀로지 코리아 주식회사 Semiconductor device using epoxy molding compound wafer support system and fabricating method thereof
US8866286B2 (en) * 2012-12-13 2014-10-21 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Single layer coreless substrate
US9431369B2 (en) * 2012-12-13 2016-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Antenna apparatus and method
CN105009276A (en) * 2013-01-21 2015-10-28 A·森 Substrate for semiconductor packaging and method of forming same
TWI500130B (en) * 2013-02-27 2015-09-11 矽品精密工業股份有限公司 Package substrate, semiconductor package and methods of manufacturing the same
US9087777B2 (en) * 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9165878B2 (en) * 2013-03-14 2015-10-20 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US8916422B2 (en) * 2013-03-15 2014-12-23 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9368440B1 (en) * 2013-07-31 2016-06-14 Altera Corporation Embedded coaxial wire and method of manufacture
US9167710B2 (en) * 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
JP6335619B2 (en) * 2014-01-14 2018-05-30 新光電気工業株式会社 Wiring board and semiconductor package
JP2016039253A (en) * 2014-08-07 2016-03-22 イビデン株式会社 Printed wiring board and method for manufacturing the same
US9362256B2 (en) * 2014-10-08 2016-06-07 Dyi-chung Hu Bonding process for a chip bonding to a thin film substrate
JP2016213283A (en) * 2015-05-01 2016-12-15 ソニー株式会社 Manufacturing method and wiring board with through electrode
ITUB20152895A1 (en) * 2015-08-05 2017-02-05 St Microelectronics Srl PROCEDURE FOR REALIZING INTEGRATED CIRCUITS AND CORRESPONDENT CIRCUIT
US20190035715A1 (en) * 2017-07-31 2019-01-31 Innolux Corporation Package device and manufacturing method thereof

Also Published As

Publication number Publication date
US20150325511A1 (en) 2015-11-12
CN104051334B (en) 2017-07-28
CN104051334A (en) 2014-09-17
US20190348387A1 (en) 2019-11-14
TWI531018B (en) 2016-04-21
TW201445653A (en) 2014-12-01
US9087777B2 (en) 2015-07-21
US9786625B2 (en) 2017-10-10
US20180033759A1 (en) 2018-02-01
US10403592B2 (en) 2019-09-03
US20140264789A1 (en) 2014-09-18

Similar Documents

Publication Publication Date Title
SG10201400589XA (en) Semiconductor packages and methods of packaging semiconductor devices
SG10201400559PA (en) Semiconductor packages and methods of packaging semiconductor devices
SG10201504476WA (en) Semiconductor packages and methods of packaging semiconductor devices
TWI563614B (en) Methods of forming semiconductor packages
SG10201400587YA (en) Semiconductor packages and methods of packaging semiconductor devices
SG11201505630WA (en) Substrate for semiconductor packaging and method of forming same
EP3029566A4 (en) Application packaging device and method
HK1202983A1 (en) Semiconductor device and manufacturing method of the same
HK1198303A1 (en) Semiconductor device and method of manufacturing the same
PL2969836T3 (en) Package opening feature and methods of manufacturing same
SG11201504442YA (en) Semiconductor device and method of making semiconductor device
EP2784810A4 (en) Chip packaging structure and chip packaging method
HK1204506A1 (en) Semiconductor device and manufacturing method of semiconductor device
HK1198783A1 (en) Method of manufacturing semiconductor device and semiconductor device
SG11201507943VA (en) Hold-open device and package having same
PL2956373T3 (en) Device for opening and reclosing packages containing food
SG10201800413PA (en) Semiconductor device and method of forming embeddedwafer level chip scale packages
HK1198562A1 (en) Method of manufacturing semiconductor device, and semiconductor device
PL3187435T3 (en) Improved packaging and method of forming such packaging
DK2981455T3 (en) Large subsea package deployment methods and devices
HK1205352A1 (en) Magnetic shield, semiconductor device, and semiconductor package
EP3117460A4 (en) Structure and method of packaged semiconductor devices
GB201320925D0 (en) Semiconductor devices and fabrication methods
HK1201101A1 (en) Method of manufacturing semiconductor device and semiconductor device
HK1206869A1 (en) Semiconductor device and method of manufacturing the same