SE9700215D0 - A method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer - Google Patents
A method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layerInfo
- Publication number
- SE9700215D0 SE9700215D0 SE9700215A SE9700215A SE9700215D0 SE 9700215 D0 SE9700215 D0 SE 9700215D0 SE 9700215 A SE9700215 A SE 9700215A SE 9700215 A SE9700215 A SE 9700215A SE 9700215 D0 SE9700215 D0 SE 9700215D0
- Authority
- SE
- Sweden
- Prior art keywords
- sic
- semiconductor layer
- layer
- polytype
- producing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000012212 insulator Substances 0.000 title 1
- 238000010438 heat treatment Methods 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 230000002040 relaxant effect Effects 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/02447—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/931—Silicon carbide semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Recrystallisation Techniques (AREA)
- Laminated Bodies (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
US08/804,685 US5798293A (en) | 1997-01-27 | 1997-02-25 | Method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
US08/804,685 US5798293A (en) | 1997-01-27 | 1997-02-25 | Method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer |
Publications (2)
Publication Number | Publication Date |
---|---|
SE9700215D0 true SE9700215D0 (sv) | 1997-01-27 |
SE9700215L SE9700215L (sv) | 1998-02-18 |
Family
ID=26662853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9700215A SE9700215L (sv) | 1997-01-27 | 1997-01-27 | Förfarande för framställning av ett halvledarskikt av SiC av 3C-polytypen ovanpå ett halvledarsubstratskikt utnyttjas wafer-bindningstekniken |
Country Status (2)
Country | Link |
---|---|
US (1) | US5798293A (sv) |
SE (1) | SE9700215L (sv) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999009598A1 (de) * | 1997-08-20 | 1999-02-25 | Siemens Aktiengesellschaft | Halbleiterstruktur mit einem alpha-siliziumcarbidbereich sowie verwendung dieser halbleiterstruktur |
US6482725B1 (en) * | 1999-08-18 | 2002-11-19 | Advanced Micro Devices, Inc. | Gate formation method for reduced poly-depletion and boron penetration |
US6903373B1 (en) | 1999-11-23 | 2005-06-07 | Agere Systems Inc. | SiC MOSFET for use as a power switch and a method of manufacturing the same |
US6303508B1 (en) | 1999-12-16 | 2001-10-16 | Philips Electronics North America Corporation | Superior silicon carbide integrated circuits and method of fabricating |
US6699770B2 (en) * | 2001-03-01 | 2004-03-02 | John Tarje Torvik | Method of making a hybride substrate having a thin silicon carbide membrane layer |
US6566158B2 (en) | 2001-08-17 | 2003-05-20 | Rosemount Aerospace Inc. | Method of preparing a semiconductor using ion implantation in a SiC layer |
FR2836159B1 (fr) * | 2002-02-15 | 2004-05-07 | Centre Nat Rech Scient | Procede de formation de couche de carbure de silicium ou de nitrure d'element iii sur un substrat adapte |
US6982440B2 (en) * | 2002-02-19 | 2006-01-03 | Powersicel, Inc. | Silicon carbide semiconductor devices with a regrown contact layer |
GB2483702A (en) * | 2010-09-17 | 2012-03-21 | Ge Aviat Systems Ltd | Method for the manufacture of a Silicon Carbide, Silicon Oxide interface having reduced interfacial carbon gettering |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH067594B2 (ja) * | 1987-11-20 | 1994-01-26 | 富士通株式会社 | 半導体基板の製造方法 |
EP0536790B1 (en) * | 1991-10-11 | 2004-03-03 | Canon Kabushiki Kaisha | Method for producing semiconductor articles |
DE4234508C2 (de) * | 1992-10-13 | 1994-12-22 | Cs Halbleiter Solartech | Verfahren zur Herstellung eines Wafers mit einer monokristallinen Siliciumcarbidschicht |
US5455202A (en) * | 1993-01-19 | 1995-10-03 | Hughes Aircraft Company | Method of making a microelectric device using an alternate substrate |
US5349207A (en) * | 1993-02-22 | 1994-09-20 | Texas Instruments Incorporated | Silicon carbide wafer bonded to a silicon wafer |
SE9501312D0 (sv) * | 1995-04-10 | 1995-04-10 | Abb Research Ltd | Method for procucing a semiconductor device |
SE9601175D0 (sv) * | 1996-03-27 | 1996-03-27 | Abb Research Ltd | A method for producing a semiconductor device by the use of an implanting step and a device produced thereby |
-
1997
- 1997-01-27 SE SE9700215A patent/SE9700215L/sv not_active Application Discontinuation
- 1997-02-25 US US08/804,685 patent/US5798293A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
SE9700215L (sv) | 1998-02-18 |
US5798293A (en) | 1998-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW350143B (en) | Method for producing semiconductor device | |
JPH01135070A (ja) | 半導体基板の製造方法 | |
SE9500152D0 (sv) | A method of producing an ohmic contact and a semiconductor device provided with such ohmic contact | |
DK1461829T3 (da) | Dobbelthærdende B-trins-egnet underfyldning til wafer-niveau | |
SE9700215D0 (sv) | A method for producing a semiconductor layer of SiC of the 3C-polytype and a semiconductor device having an insulator between a carrier and the active semiconductor layer | |
TW356569B (en) | Bulk silicon voltage plane for SOI applications | |
FR2427687A1 (fr) | Dispositifs a semi-conducteurs comportant au moins un transistor de puissance et une serie de transistors pour signaux faibles | |
SE9404452D0 (sv) | Semiconductor device having an insulated gate | |
TW592386U (en) | Mounting structure of semiconductor chip and semiconductor device | |
ATE218443T1 (de) | Tröpfchenaufzeichnungsgerät und herstellungsverfahren | |
SG94715A1 (en) | Semiconductor device and method of fabricating the same | |
WO2003036699A3 (en) | Lateral semiconductor-on-insulator structure and corresponding manufacturing methods | |
WO1998059374A3 (en) | Insulated gate power semiconductor device having a semi-insulating semiconductor substrate | |
GB2080028B (en) | Adhesive layers for bonding metal layers to semiconductor | |
TW364167B (en) | A method relating to the manufacture of semiconductor devices | |
JPS533075A (en) | Production of mos structure field effect semiconductor device | |
ATE375006T1 (de) | Gesicherte integrierte halbleiterschaltungsanordnung und herstellungsverfahren | |
SE8008879L (sv) | Halvledaranordning | |
JPS53104162A (en) | Forming method for epitaxial layer on semiconductor wafer | |
JPS6442813A (en) | Thin film single crystal substrate | |
SE9904798D0 (sv) | Semiconductor device | |
JPS53121482A (en) | Semiconductor device | |
JPS53131765A (en) | Production of semiconductor device | |
JPS5630732A (en) | Mounting method of semiconductor pellet | |
JPS57201089A (en) | Photoelectromotive force device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAV | Patent application has lapsed |
Ref document number: 9700215-8 Format of ref document f/p: F |