SE9003975D0 - Flerprocessorsystem - Google Patents

Flerprocessorsystem

Info

Publication number
SE9003975D0
SE9003975D0 SE9003975A SE9003975A SE9003975D0 SE 9003975 D0 SE9003975 D0 SE 9003975D0 SE 9003975 A SE9003975 A SE 9003975A SE 9003975 A SE9003975 A SE 9003975A SE 9003975 D0 SE9003975 D0 SE 9003975D0
Authority
SE
Sweden
Prior art keywords
bus
subordinate
computer
main computer
address
Prior art date
Application number
SE9003975A
Other languages
English (en)
Other versions
SE9003975L (sv
Inventor
Alexandr Nikolaevich Tulakin
Stanislav Stanislavovich Bulai
Original Assignee
Alexandr Nikolaevich Tulakin
Stanislav Stanislavovich Bulai
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alexandr Nikolaevich Tulakin, Stanislav Stanislavovich Bulai filed Critical Alexandr Nikolaevich Tulakin
Priority to SE9003975A priority Critical patent/SE9003975L/sv
Publication of SE9003975D0 publication Critical patent/SE9003975D0/sv
Publication of SE9003975L publication Critical patent/SE9003975L/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
SE9003975A 1990-12-12 1990-12-12 Flerprocessorsystem SE9003975L (sv)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SE9003975A SE9003975L (sv) 1990-12-12 1990-12-12 Flerprocessorsystem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9003975A SE9003975L (sv) 1990-12-12 1990-12-12 Flerprocessorsystem

Publications (2)

Publication Number Publication Date
SE9003975D0 true SE9003975D0 (sv) 1990-12-12
SE9003975L SE9003975L (sv) 1992-06-13

Family

ID=20381180

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9003975A SE9003975L (sv) 1990-12-12 1990-12-12 Flerprocessorsystem

Country Status (1)

Country Link
SE (1) SE9003975L (sv)

Also Published As

Publication number Publication date
SE9003975L (sv) 1992-06-13

Similar Documents

Publication Publication Date Title
DE3688363D1 (de) Unterbrechungsabwicklung in einem multiprozessorrechnersystem.
EP0367639A3 (en) Multiprocessor task scheduling system
ATE86772T1 (de) Schnittstelle und verfahren fuer buszugriff in einem rechner.
FR2686175B1 (fr) Systeme de traitement de donnees multiprocesseur.
JPS55134459A (en) Data processing system
DE3886756D1 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
ES495455A0 (es) Perfeccionamientos en sistemas de procesos de datos
TW355771B (en) Method and system of sharing result data in a multiprocessor computer system
WO1998030948A3 (en) Apparatus and method for operably connecting a processor cache to a digital signal processor
US6055373A (en) Computer system including a digital signal processor and conventional central processing unit having equal and uniform access to computer system resources
SE9003975D0 (sv) Flerprocessorsystem
DE3277424D1 (en) Coupler for processors
CA2081913A1 (en) Method and apparatus for managing page zero memory accesses in a multi-processor system
TNSN87107A1 (fr) Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance
GB2206714A (en) Multiprocessing architecture
Naedel Closely coupled asynchronous hierarchical and parallel processing in an open architecture
SE9203016L (sv) Signalbehandlingssystem med delat dataminne
KR960018929A (ko) 백플레인버스를 시분할방식으로 사용하기 위한 버스용 모듈
KR930014047A (ko) 톨러런트 시스템의 입출력 프로세서
SE9300156L (sv) Arrangemang i ett persondatorsystem
SU970370A1 (ru) Устройство дл прерывани программ
CLAUSING Designing a master executive for a distributed multiprocessor avionics system
JPS6459434A (en) Input/output control system for virtual computer
Cross et al. Modelling the vocal tract using multiple digital signal processors

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 9003975-1

Effective date: 19940106