SE8103279L - SAMPLING AND HALLAR CIRCUITS WITH OFFSET ELIMINATION - Google Patents

SAMPLING AND HALLAR CIRCUITS WITH OFFSET ELIMINATION

Info

Publication number
SE8103279L
SE8103279L SE8103279A SE8103279A SE8103279L SE 8103279 L SE8103279 L SE 8103279L SE 8103279 A SE8103279 A SE 8103279A SE 8103279 A SE8103279 A SE 8103279A SE 8103279 L SE8103279 L SE 8103279L
Authority
SE
Sweden
Prior art keywords
operational amplifier
transistor
transistors
capacitor
input lead
Prior art date
Application number
SE8103279A
Other languages
Swedish (sv)
Inventor
Y A Hague
Original Assignee
American Micro Syst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Micro Syst filed Critical American Micro Syst
Publication of SE8103279L publication Critical patent/SE8103279L/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C27/00Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/02Sample-and-hold arrangements
    • G11C27/024Sample-and-hold arrangements using a capacitive memory element
    • G11C27/026Sample-and-hold arrangements using a capacitive memory element associated with an amplifier

Abstract

An operational amplifier based sample and hold circuit adapted for implementation as an integrated circuit is comprised of MOS transistor elements. The operational amplifier (11) has a positive terminal (+) connected to ground and a negative input lead connected to one side of a capacitor (20), the other side of which is connected to a first MOS transistor (18) whose gate is controlled by clock signals (V1). A feedback lead (22) from the operational amplifier output (16) is connected to second (24) and third (26) transistors in parallel The second transistor (24) is connected to the input lead between the capacitor and the operational amplifier and the third transistor (26) is connected to the input lead between the capacitor and the first transistor. The gates of the second and third transistors are connected to separate clock signal sources (V3, V2). The timing of the clock signals to the three transistors is such that the Vin signal is sampled and held and the operational amplifier's offset is cancelled.
SE8103279A 1979-09-27 1981-05-25 SAMPLING AND HALLAR CIRCUITS WITH OFFSET ELIMINATION SE8103279L (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US7933979A 1979-09-27 1979-09-27

Publications (1)

Publication Number Publication Date
SE8103279L true SE8103279L (en) 1981-05-25

Family

ID=22149901

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8103279A SE8103279L (en) 1979-09-27 1981-05-25 SAMPLING AND HALLAR CIRCUITS WITH OFFSET ELIMINATION

Country Status (7)

Country Link
JP (1) JPS56501223A (en)
DE (1) DE3049671A1 (en)
FR (1) FR2466838A1 (en)
GB (1) GB2075781A (en)
NL (1) NL8020352A (en)
SE (1) SE8103279L (en)
WO (1) WO1981000928A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2534415A1 (en) * 1982-10-07 1984-04-13 Cii Honeywell Bull METHOD FOR MANUFACTURING ELECTRICAL RESISTORS IN POLYCRYSTALLINE SEMICONDUCTOR MATERIAL AND RESULTING INTEGRATED CIRCUIT ARRANGEMENT
NL8501492A (en) * 1985-05-24 1986-12-16 Philips Nv SAMPLING AND HOLD SWITCHING DEVICE.
US4691125A (en) * 1986-10-03 1987-09-01 Motorola, Inc. One hundred percent duty cycle sample-and-hold circuit
GB2214018A (en) * 1987-12-23 1989-08-23 Philips Electronic Associated Current mirror circuit arrangement
US5162670A (en) * 1990-01-26 1992-11-10 Kabushiki Kaisha Toshiba Sample-and-hold circuit device
JP2777302B2 (en) * 1992-01-16 1998-07-16 株式会社東芝 Offset detection circuit, output circuit, and semiconductor integrated circuit
KR100557501B1 (en) * 2003-06-30 2006-03-07 엘지.필립스 엘시디 주식회사 Analog buffer and method for driving the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3441913A (en) * 1966-04-12 1969-04-29 James J Pastoriza Multiple signal sampling and storage elements sequentially discharged through an operational amplifier
FR96064E (en) * 1968-10-31 1972-05-19 Ferrieu Gilbert Sampling device with memory of analog signals.
US4066919A (en) * 1976-04-01 1978-01-03 Motorola, Inc. Sample and hold circuit

Also Published As

Publication number Publication date
NL8020352A (en) 1981-07-01
FR2466838A1 (en) 1981-04-10
GB2075781A (en) 1981-11-18
JPS56501223A (en) 1981-08-27
DE3049671A1 (en) 1982-02-25
WO1981000928A1 (en) 1981-04-02

Similar Documents

Publication Publication Date Title
JPS5775022A (en) Comparator
DE68921599D1 (en) Gain clock signal generator.
EP0130082A3 (en) Logic and amplifier cells
KR830002451A (en) Sense amplifier
JPS5737876A (en) Semiconductor integrated circuit apparatus
SE8103279L (en) SAMPLING AND HALLAR CIRCUITS WITH OFFSET ELIMINATION
IE813068L (en) Semiconductor buffer circuit
KR900019364A (en) Integrator circuit
KR870007510A (en) Data reading circuit of semiconductor memory device
JPS6446979A (en) Analogue switch and sample-and-hold circuit with analogue switch
EP0313810A3 (en) Source-follower emitter-coupled-logic receiver circuit
US5872482A (en) Amplifier circuit having a pair of differential transistors with differing threshold values for perform offset compensation
JPS56162517A (en) Current miller circuit
EP0145100A2 (en) Offset reduction for fast comparators employing series-connected, single-ended gain stages
JPS54107246A (en) Analogue switch and sample hold circuit using it
JPS57178408A (en) Differential amplifying circuit
Kit et al. Sample-and-hold Circuits
SU1492452A1 (en) Compensating flip-flop using mutually complementing mis-transistors
SU1104650A1 (en) Voltage follower
JPS6468018A (en) Output circuit
JPS5423444A (en) Comparator
JPH0612638B2 (en) Signal transmission circuit
SU725232A1 (en) Switching apparatus
JPS57183119A (en) Schmitt circuit
JPS5450241A (en) Sense amplifier

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8103279-9