SE7509806L - COMPUTER DEVICE - Google Patents
COMPUTER DEVICEInfo
- Publication number
- SE7509806L SE7509806L SE7509806A SE7509806A SE7509806L SE 7509806 L SE7509806 L SE 7509806L SE 7509806 A SE7509806 A SE 7509806A SE 7509806 A SE7509806 A SE 7509806A SE 7509806 L SE7509806 L SE 7509806L
- Authority
- SE
- Sweden
- Prior art keywords
- unit
- switch
- store
- microprogramme
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/226—Microinstruction function, e.g. input/output microinstruction; diagnostic microinstruction; microinstruction format
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16C—SHAFTS; FLEXIBLE SHAFTS; ELEMENTS OR CRANKSHAFT MECHANISMS; ROTARY BODIES OTHER THAN GEARING ELEMENTS; BEARINGS
- F16C2300/00—Application independent of particular apparatuses
- F16C2300/10—Application independent of particular apparatuses related to size
- F16C2300/14—Large applications, e.g. bearings having an inner diameter exceeding 500 mm
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Stand-By Power Supply Arrangements (AREA)
- Debugging And Monitoring (AREA)
- Selective Calling Equipment (AREA)
Abstract
1525862 Computer systems PHILIPS ELECTRONIC & ASSOCIATED INDUSTRIES Ltd 4 Sept 1975 [7 Sept 1974] 36453/75 Heading G4A A computer system (Fig. 1) comprises a power supply unit SC and peripheral apparatus TA, MB connected by individual signalling lines DRE1, DRE2, DRE3 and a switch unit SA to the execution unit of a central processing unit CPU also including a non-volatile processing store MEM for macroinstructions connected to programme counter MPZ (pulsed from a clock TG) of a microprogramme store MPS. The switch unit SA is under the control of the execution unit. A priority sequence for the units SV, TA, TB exists with unit SV having highest priority and peripheral apparatus with little or no buffer capacity having next higher priority. As described the peripheral units are a keyboard TA and magnetic tape unit MB but they may include for example a printer, display, card reader and back-up store. Data is transmitted to and from the unit via switch S and bidirectional line DD. All microprogrammes include a section for interrogating the signal lines DRE1, DRE2, DRE3, there being predetermined maximum time durations between successive connections of each line to the execution unit to prevent loss of information. If a mioroprogramme (which may itself have been interrupted) is interrupted by a signal existing on one of the lines DRE, after the interrupt microprogramme has been completed, further execution of interrupted microprogrammes is carried out in order of priority. Initially at switch on of the power supply the programme counter is set to a predetermined address and pulsed by clock TG so that information stored in store MPS relating to peripheral apparatus is transferred to predetermined addresses in the store MEM. Next a test programme is performed to test the data paths, registers, ALU and core store. Line DRE1 is then interrogated to determine whether a signal from circuit AS exists indicating that a voltage monitoring unit U has detected an error in at least one of the generated direct voltages. If the signal exists a "terminate" microprogramme is fetched which marks instructions in the store MEM which have not yet been completed so that they might be executed when the computer is restarted. A microprogramme loop is then cyclically completed until the voltage is such that the clock pulse generator TG stops. This prevents any functions being incorrectly operated. Storage capacitors ensure that an adequate voltage exists long enough to perform these steps. During normal operation all the units are interrogated sequentially. At switch off of switch SS during interrogation of the lines the signal on line DRE1 results in the state of this switch being subsequently transmitted to the control unit to initiate an appropriate microprogramme section.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19742442988 DE2442988B2 (en) | 1974-09-07 | 1974-09-07 | CALCULATING MACHINE |
Publications (2)
Publication Number | Publication Date |
---|---|
SE7509806L true SE7509806L (en) | 1976-03-08 |
SE415409B SE415409B (en) | 1980-09-29 |
Family
ID=5925187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7509806A SE415409B (en) | 1974-09-07 | 1975-09-04 | computer device |
Country Status (10)
Country | Link |
---|---|
JP (1) | JPS5718614B2 (en) |
AT (1) | AT356940B (en) |
BE (1) | BE833143A (en) |
CA (1) | CA1063248A (en) |
DE (1) | DE2442988B2 (en) |
FR (1) | FR2331095A1 (en) |
GB (1) | GB1525862A (en) |
IT (1) | IT1042303B (en) |
NL (1) | NL7510368A (en) |
SE (1) | SE415409B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2423820A1 (en) * | 1978-03-20 | 1979-11-16 | Bendix Corp | AUTONOMOUS INPUT / OUTPUT PROCESSOR FOR DIGITAL SYSTEMS |
JPS57151939U (en) * | 1981-03-17 | 1982-09-24 |
-
1974
- 1974-09-07 DE DE19742442988 patent/DE2442988B2/en not_active Withdrawn
-
1975
- 1975-09-03 NL NL7510368A patent/NL7510368A/en not_active Application Discontinuation
- 1975-09-04 AT AT683975A patent/AT356940B/en not_active IP Right Cessation
- 1975-09-04 IT IT26923/75A patent/IT1042303B/en active
- 1975-09-04 SE SE7509806A patent/SE415409B/en not_active IP Right Cessation
- 1975-09-04 GB GB36453/75A patent/GB1525862A/en not_active Expired
- 1975-09-05 CA CA234,842A patent/CA1063248A/en not_active Expired
- 1975-09-05 BE BE159804A patent/BE833143A/en not_active IP Right Cessation
- 1975-09-08 FR FR7527453A patent/FR2331095A1/en active Granted
- 1975-09-08 JP JP10815275A patent/JPS5718614B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
BE833143A (en) | 1976-03-05 |
JPS5152750A (en) | 1976-05-10 |
ATA683975A (en) | 1979-10-15 |
SE415409B (en) | 1980-09-29 |
NL7510368A (en) | 1976-03-09 |
IT1042303B (en) | 1980-01-30 |
GB1525862A (en) | 1978-09-20 |
JPS5718614B2 (en) | 1982-04-17 |
FR2331095A1 (en) | 1977-06-03 |
FR2331095B1 (en) | 1980-04-30 |
DE2442988A1 (en) | 1976-04-01 |
CA1063248A (en) | 1979-09-25 |
DE2442988B2 (en) | 1976-12-16 |
AT356940B (en) | 1980-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3784983A (en) | Information handling system | |
US4034194A (en) | Method and apparatus for testing data processing machines | |
US3737860A (en) | Memory bank addressing | |
US4298934A (en) | Programmable memory protection logic for microprocessor systems | |
GB933474A (en) | Improvements in data-processing apparatus | |
EP0486304B1 (en) | Initialising computer systems | |
KR900016866A (en) | Data processing systems | |
US4127768A (en) | Data processing system self-test enabling technique | |
TR23315A (en) | INFORMATION PROCESS DEVICE | |
EP0182126A2 (en) | Directing storage requests during master mode operation | |
JPS6324440A (en) | System managing apparatus for multiplex processor system | |
SE7509806L (en) | COMPUTER DEVICE | |
US4731748A (en) | Pocket computer with means for checking the detachable memory module before and after power interruption | |
ES348591A1 (en) | Method and apparatus for multiplex control of a plurality of peripheral devices for transfer of data with a central processing system | |
US3274564A (en) | Data processor | |
US4103327A (en) | Interrupt control circuit | |
US4747039A (en) | Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units | |
US3568164A (en) | Computer input system | |
SU1539782A2 (en) | Device for test checks of digital units | |
SU1425675A2 (en) | Channel simulator | |
SU1118992A1 (en) | Informaion exchange device | |
US4777619A (en) | Method of assuring a proper computer subsystem configuration | |
SU1649539A1 (en) | Device of microprogramm control | |
GB1202489A (en) | Microprogrammed data processing system | |
SU1312591A1 (en) | Interface for linking electronic computer with peripheral unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |
Ref document number: 7509806-1 Effective date: 19900703 Format of ref document f/p: F |