SE421360B - Magnetisk bubbelsminnesanordning - Google Patents
Magnetisk bubbelsminnesanordningInfo
- Publication number
- SE421360B SE421360B SE7804448A SE7804448A SE421360B SE 421360 B SE421360 B SE 421360B SE 7804448 A SE7804448 A SE 7804448A SE 7804448 A SE7804448 A SE 7804448A SE 421360 B SE421360 B SE 421360B
- Authority
- SE
- Sweden
- Prior art keywords
- data
- address
- signal
- order
- gate
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
- G11C19/0875—Organisation of a plurality of magnetic shift registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
- G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4444477A JPS53129923A (en) | 1977-04-20 | 1977-04-20 | Control system for input/output device |
Publications (2)
Publication Number | Publication Date |
---|---|
SE7804448L SE7804448L (sv) | 1978-10-21 |
SE421360B true SE421360B (sv) | 1981-12-14 |
Family
ID=12691652
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7804448A SE421360B (sv) | 1977-04-20 | 1978-04-19 | Magnetisk bubbelsminnesanordning |
Country Status (5)
Country | Link |
---|---|
US (1) | US4183090A (fr) |
JP (1) | JPS53129923A (fr) |
DE (1) | DE2817135B2 (fr) |
GB (1) | GB1601892A (fr) |
SE (1) | SE421360B (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468729A (en) * | 1981-06-29 | 1984-08-28 | Sperry Corporation | Automatic memory module address assignment system for available memory modules |
US4470128A (en) * | 1981-09-29 | 1984-09-04 | International Business Machines Corporation | Control arrangement for magnetic bubble memories |
US4583166A (en) * | 1982-10-08 | 1986-04-15 | International Business Machines Corporation | Roll mode for cached data storage |
US5860022A (en) * | 1994-07-26 | 1999-01-12 | Hitachi, Ltd. | Computer system and method of issuing input/output commands therefrom |
KR100533682B1 (ko) * | 2003-12-26 | 2005-12-05 | 삼성전자주식회사 | 플래시 메모리의 데이터 관리 장치 및 방법 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS511575B2 (fr) * | 1972-04-07 | 1976-01-19 | ||
US3737881A (en) * | 1972-04-13 | 1973-06-05 | Ibm | Implementation of the least recently used (lru) algorithm using magnetic bubble domains |
US3967263A (en) * | 1974-05-14 | 1976-06-29 | International Business Machines Corporation | Text editing system |
US3971005A (en) * | 1975-01-17 | 1976-07-20 | Gte Laboratories Incorporated | Dual access magnetic domain memory |
US3986016A (en) * | 1975-02-10 | 1976-10-12 | Texas Instruments Incorporated | Single chip magnetic bubble processor |
US4064556A (en) * | 1975-06-23 | 1977-12-20 | Sperry Rand Corporation | Packed loop memory with data manipulation capabilities |
-
1977
- 1977-04-20 JP JP4444477A patent/JPS53129923A/ja active Pending
-
1978
- 1978-04-18 US US05/897,392 patent/US4183090A/en not_active Expired - Lifetime
- 1978-04-19 SE SE7804448A patent/SE421360B/sv not_active IP Right Cessation
- 1978-04-19 DE DE2817135A patent/DE2817135B2/de active Granted
- 1978-04-20 GB GB15723/78A patent/GB1601892A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
US4183090A (en) | 1980-01-08 |
SE7804448L (sv) | 1978-10-21 |
DE2817135C3 (fr) | 1981-01-22 |
JPS53129923A (en) | 1978-11-13 |
DE2817135B2 (de) | 1980-05-14 |
DE2817135A1 (de) | 1979-03-15 |
GB1601892A (en) | 1981-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3648255A (en) | Auxiliary storage apparatus | |
US4899316A (en) | Semiconductor memory device having serial writing scheme | |
JP2740063B2 (ja) | 半導体記憶装置 | |
US4633441A (en) | Dual port memory circuit | |
US4313161A (en) | Shared storage for multiple processor systems | |
US4185323A (en) | Dynamic memory system which includes apparatus for performing refresh operations in parallel with normal memory operations | |
US5563828A (en) | Method and apparatus for searching for data in multi-bit flash EEPROM memory arrays | |
EP0211565A2 (fr) | Mémoires RAM | |
US4369510A (en) | Soft error rewrite control system | |
GB1454198A (en) | Multi-level information processing system | |
GB2075730A (en) | Refresch and error detection and correction technique for a data processing system | |
GB1573539A (en) | Digital data processing apparatus | |
EP0076155B1 (fr) | Système de mémoire | |
JP2900523B2 (ja) | 不揮発性半導体メモリ装置の書込回路 | |
US3972033A (en) | Parity check system in a semiconductor memory | |
JPH06195967A (ja) | 高速データアクセスのために交互式読みだし/書き込みを用いた複数アレイ式メモリデバイス | |
US3601812A (en) | Memory system | |
EP0237030A2 (fr) | Mémoire à semi-conducteurs avec système d'accès sériel rapide | |
NO135223B (fr) | ||
JPH08129890A (ja) | 半導体記憶装置 | |
EP0048810B1 (fr) | Réseau de mémoire à boucles récirculantes utilisant un tampon de registre à décalage | |
US3623022A (en) | Multiplexing system for interleaving operations of a processing unit | |
US3699535A (en) | Memory look-ahead connection arrangement for writing into an unoccupied address and prevention of reading out from an empty address | |
US3866180A (en) | Having an instruction pipeline for concurrently processing a plurality of instructions | |
SE421360B (sv) | Magnetisk bubbelsminnesanordning |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |
Ref document number: 7804448-4 Effective date: 19911108 Format of ref document f/p: F |