SE0202792D0 - Digital signal processor - Google Patents
Digital signal processorInfo
- Publication number
- SE0202792D0 SE0202792D0 SE0202792A SE0202792A SE0202792D0 SE 0202792 D0 SE0202792 D0 SE 0202792D0 SE 0202792 A SE0202792 A SE 0202792A SE 0202792 A SE0202792 A SE 0202792A SE 0202792 D0 SE0202792 D0 SE 0202792D0
- Authority
- SE
- Sweden
- Prior art keywords
- event
- controller
- control unit
- digital signal
- time performance
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
- G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Power Sources (AREA)
- Advance Control (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE0202792A SE524606C2 (sv) | 2002-09-20 | 2002-09-20 | En digital signalprocessor som är händelsestyrd |
| EP03077876A EP1408418A3 (en) | 2002-09-20 | 2003-09-12 | Digital signal processor |
| US10/665,290 US7818549B2 (en) | 2002-09-20 | 2003-09-22 | Event driven digital signal processor with time constraints |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE0202792A SE524606C2 (sv) | 2002-09-20 | 2002-09-20 | En digital signalprocessor som är händelsestyrd |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| SE0202792D0 true SE0202792D0 (sv) | 2002-09-20 |
| SE0202792L SE0202792L (sv) | 2004-03-21 |
| SE524606C2 SE524606C2 (sv) | 2004-08-31 |
Family
ID=20289051
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SE0202792A SE524606C2 (sv) | 2002-09-20 | 2002-09-20 | En digital signalprocessor som är händelsestyrd |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7818549B2 (sv) |
| EP (1) | EP1408418A3 (sv) |
| SE (1) | SE524606C2 (sv) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4994254B2 (ja) * | 2007-03-08 | 2012-08-08 | ルネサスエレクトロニクス株式会社 | データプロセッサ及び制御システム |
| US9069851B2 (en) | 2009-01-15 | 2015-06-30 | Social Communications Company | Client application integrating web browsing and network data stream processing for realtime communications |
| US10198062B2 (en) * | 2009-11-20 | 2019-02-05 | Nxp B.V. | Microprocessor to resume clocking and execution based on external input pattern detection |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4497023A (en) * | 1982-11-04 | 1985-01-29 | Lucasfilm Ltd. | Linked list of timed and untimed commands |
| US5021945A (en) * | 1985-10-31 | 1991-06-04 | Mcc Development, Ltd. | Parallel processor system for processing natural concurrencies and method therefor |
| US5220676A (en) * | 1991-04-19 | 1993-06-15 | Motorola, Inc. | Synchronization method and apparatus |
| US5768602A (en) * | 1995-08-04 | 1998-06-16 | Apple Computer, Inc. | Sleep mode controller for power management |
| US5826072A (en) * | 1995-11-13 | 1998-10-20 | Oasis Design, Inc. | Pipelined digital signal processor and signal processing system employing same |
| US5913058A (en) * | 1997-09-30 | 1999-06-15 | Compaq Computer Corp. | System and method for using a real mode bios interface to read physical disk sectors after the operating system has loaded and before the operating system device drivers have loaded |
| US6567839B1 (en) | 1997-10-23 | 2003-05-20 | International Business Machines Corporation | Thread switch control in a multithreaded processor system |
| US6308197B1 (en) * | 1998-04-29 | 2001-10-23 | Xerox Corporation | Machine control using register construct |
| US6292887B1 (en) | 1999-03-31 | 2001-09-18 | International Business Machines Corp. | System and method for synchronizing instruction execution with external events |
| US6892167B2 (en) * | 2001-11-28 | 2005-05-10 | Sypris Data Systems, Inc. | Real-time data acquisition and storage network |
| US20040088704A1 (en) * | 2002-10-30 | 2004-05-06 | Advanced Simulation Technology, Inc. | Method for running real-time tasks alongside a general purpose operating system |
-
2002
- 2002-09-20 SE SE0202792A patent/SE524606C2/sv not_active IP Right Cessation
-
2003
- 2003-09-12 EP EP03077876A patent/EP1408418A3/en not_active Withdrawn
- 2003-09-22 US US10/665,290 patent/US7818549B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1408418A3 (en) | 2007-01-31 |
| US7818549B2 (en) | 2010-10-19 |
| US20040128491A1 (en) | 2004-07-01 |
| EP1408418A2 (en) | 2004-04-14 |
| SE524606C2 (sv) | 2004-08-31 |
| SE0202792L (sv) | 2004-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200731081A (en) | A DMA controller with self-detection for global clock-gating control | |
| ATE554443T1 (de) | Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren | |
| CA2093932A1 (en) | Internal interrupt controller for a peripheral controller | |
| ATE466330T1 (de) | Daten-prozessor | |
| TW200502847A (en) | Control device and method for reducing number of interrupts in a processor | |
| GB0513567D0 (en) | Non main CPU/OS based operational environment | |
| WO2005106625A3 (en) | Selecting input/output devices to control power consumption of a computer system | |
| IL171906A (en) | Instructions to assist the processing of a cipher message | |
| EP0943995A3 (en) | Processor having real-time external instruction insertion for debug functions without a debug monitor | |
| EP1172730A3 (en) | One-chip system large-scale integrated circuit including processor circuit and its pheripheral circuits | |
| JP2005503605A5 (sv) | ||
| SE0202792D0 (sv) | Digital signal processor | |
| WO2003096586A3 (de) | Verfahren zum gesteuerten abschalten von datenverarbeitungseinheiten | |
| DE60028464D1 (de) | Verfahren zur reduzierung des leistungsverbrauches, tragbares elektronisches gerät und unterhaltungssystem , welches dieses verfahren verwendet | |
| WO2002046920A3 (en) | Multi-cycle instructions | |
| JPS54122043A (en) | Electronic computer | |
| MY116719A (en) | Using intelligent bridges with pico-code to improve interrupt response | |
| WO2002037270A3 (en) | Hardware loops | |
| CA2036855A1 (en) | Processor with data format-independent instructions | |
| EP1372065A3 (en) | System large scale integrated circuit (LSI), method of designing the same, and program therefor | |
| DE60312453D1 (de) | Recheneinheit und Datenladeverfahren zur schnellen Initialisierung der Recheneinheit | |
| EP1450252A4 (en) | CENTRAL PROCESSING DEVICE AND OPERATIONAL PROGRAM | |
| DE50301840D1 (de) | Tragbare Mobilitätshilfe für sehbehinderte Personen | |
| Liu et al. | Real-time analysis of embedded CNC system based on uCOS-II. | |
| EP1164483A3 (en) | System and method for reducing jitter in a signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| NUG | Patent has lapsed |