RU2014120112A - SYNCHRONIZATION DEVICE BASED ON THE COMBINED APPLICATION OF THE DOUBLE BASIS OF THE GF (2k) FIELD AND ISSUE OF THE "SLIDING WINDOW" WITH ERRORS - Google Patents
SYNCHRONIZATION DEVICE BASED ON THE COMBINED APPLICATION OF THE DOUBLE BASIS OF THE GF (2k) FIELD AND ISSUE OF THE "SLIDING WINDOW" WITH ERRORS Download PDFInfo
- Publication number
- RU2014120112A RU2014120112A RU2014120112/08A RU2014120112A RU2014120112A RU 2014120112 A RU2014120112 A RU 2014120112A RU 2014120112/08 A RU2014120112/08 A RU 2014120112/08A RU 2014120112 A RU2014120112 A RU 2014120112A RU 2014120112 A RU2014120112 A RU 2014120112A
- Authority
- RU
- Russia
- Prior art keywords
- input
- output
- key
- counter
- lrr
- Prior art date
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Manipulation Of Pulses (AREA)
Abstract
«Устройство синхронизации рекуррентной последовательности на основе комбинированного применения двойственного базиса поля GF(2) и выделения "скользящего окна" с ошибками» содержит последовательно соединенные первую одноканальную линию задержки на один бит (ОЛЗ), на вход которой поступает входной сигнал, управляемый инвертор, первый ключ, линейный рекуррентный регистр (ЛРР) с обратными связями, блок сравнения, а также второй ключ, выход которого соединен со входом ЛРР с обратными связями, а также устройство содержит вторую ОЛЗ на один бит, выход которой соединен с первым входом второго ключа, а вход соединен с выходом ЛРР с обратными связями, другой выход которого подключен ко входу дешифратора, при этом на другой вход схемы сравнения поступает входной сигнал, а также счетчик ошибок и третий ключ, согласно изобретению, устройство дополнено: счетчиком единиц (m-b), выход которого соединен с управляющими входами первого и второго ключа, а первый вход с выходом счетчика ошибок, в то время как второй вход соединен с выходом третьего ключа, четвертым ключом, к первому входу которого подключен выход счетчика единиц (m-b), а ко второму - выход дешифратора, умножителем на [α], первый вход которого параллельно подключен к выходам ячеек ЛРР с обратными связями (n-1) бит и второй ОЛЗ на 1 бит, счетчиком положительных коэффициентов, выход которого соединен с первым входом третьего ключа, генератором тактовых частот, выход которого подключен ко второму входу третьего ключа, умножителем обратных элементов, ко второму входу которого подключен выход умножителя на [α], а выход соединен с входом счетчика положительных коэффициентов, гене"The device for synchronizing the recurrence sequence based on the combined use of the dual basis of the field GF (2) and highlighting the" sliding window "with errors" contains the first one-channel delay line for one bit (OLZ) connected in series, to the input of which the input signal is controlled by the inverter, the first a key, a linear recursive register (LRR) with feedbacks, a comparison unit, as well as a second key whose output is connected to the LRR input with feedbacks, and the device also contains a second OLZ for one bit, the output of which is connected to the first input of the second key, and the input is connected to the LRR output with feedback, the other output of which is connected to the decoder input, while the input signal, as well as the error counter and the third key, according to the invention, are supplied to the other input of the comparison circuit supplemented by: a unit counter (mb), the output of which is connected to the control inputs of the first and second keys, and the first input with the output of the error counter, while the second input is connected to the output of the third key, the fourth key, to the first input of which the output of the unit counter (mb) is switched on, and the output of the decoder is multiplied by a multiplier by [α], the first input of which is connected in parallel to the outputs of the LRR cells with feedback (n-1) bits and the second OLZ by 1 bit, by the counter of positive coefficients, the output of which is connected to the first input of the third key, a clock generator, the output of which is connected to the second input of the third key, a reverse element multiplier, to the second input of which the output of the multiplier by [α] is connected, and the output is connected to the input of the counter of positive coefficients, the gene
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2014120112/08A RU2580806C2 (en) | 2014-05-19 | 2014-05-19 | DEVICE SYNCHRONIZATION BASED ON THE COMBINED APPLICATION OF THE DUAL BASIS OF GF (2k) AND ALLOCATION OF "SLIDING WINDOW" ERRORS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2014120112/08A RU2580806C2 (en) | 2014-05-19 | 2014-05-19 | DEVICE SYNCHRONIZATION BASED ON THE COMBINED APPLICATION OF THE DUAL BASIS OF GF (2k) AND ALLOCATION OF "SLIDING WINDOW" ERRORS |
Publications (2)
Publication Number | Publication Date |
---|---|
RU2014120112A true RU2014120112A (en) | 2015-11-27 |
RU2580806C2 RU2580806C2 (en) | 2016-04-10 |
Family
ID=54753326
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
RU2014120112/08A RU2580806C2 (en) | 2014-05-19 | 2014-05-19 | DEVICE SYNCHRONIZATION BASED ON THE COMBINED APPLICATION OF THE DUAL BASIS OF GF (2k) AND ALLOCATION OF "SLIDING WINDOW" ERRORS |
Country Status (1)
Country | Link |
---|---|
RU (1) | RU2580806C2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2621181C1 (en) * | 2016-06-02 | 2017-05-31 | Олег Станиславович Когновицкий | Cycle synchronization method with dynamic addressing recipient |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2470546C (en) * | 2003-06-13 | 2010-08-17 | The Directv Group, Inc. | Method and apparatus for providing carrier synchronization in digital broadcast and interactive systems |
RU2296432C1 (en) * | 2005-10-07 | 2007-03-27 | Военно-космическая академия имени А.Ф. Можайского | Method for autocorrelation receipt of noise-like signals |
RU2319308C1 (en) * | 2006-05-11 | 2008-03-10 | Череповецкий военный инженерный институт радиоэлектроники | Cyclic code synchronization method |
RU2486682C2 (en) * | 2011-07-26 | 2013-06-27 | Государственное казенное образовательное учреждение высшего профессионального образования Академия Федеральной службы охраны Российской Федерации (Академия ФСО России) | Apparatus for synchronising pseudorandom sequence with error correction function |
-
2014
- 2014-05-19 RU RU2014120112/08A patent/RU2580806C2/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
RU2580806C2 (en) | 2016-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2016509449A5 (en) | ||
JP2016513898A5 (en) | ||
RU2011131431A (en) | Pseudo-Random Sequence Synchronization Unit with Error Correction Function | |
RU2014120112A (en) | SYNCHRONIZATION DEVICE BASED ON THE COMBINED APPLICATION OF THE DOUBLE BASIS OF THE GF (2k) FIELD AND ISSUE OF THE "SLIDING WINDOW" WITH ERRORS | |
JP2014200116A5 (en) | ||
MX2015013984A (en) | Power conversion device. | |
JP6684218B2 (en) | Frequency divider circuit and semiconductor integrated circuit | |
PL425306A1 (en) | Encoder and decoder for the RSA cryptographic system, resistant to error injections | |
WO2015014304A1 (en) | Low power local oscillator quadrature generator | |
RU2011150607A (en) | DEVICE FOR RESTORING THE CAPABILITY OF A SYSTEM RESERVED BY MAJORITY ELEMENTS | |
RU2013118501A (en) | DEVICE FOR SYNCHRONIZING A RECURRENT SEQUENCE WITH THE FUNCTION OF SELECTING ACCOUNTING PULSES IN A SLIDING WINDOW | |
RU2014126251A (en) | Device for majority selection of signals (3 options) | |
RU2013107670A (en) | RECEIVED INFORMATION DEVICE | |
RU2015121473A (en) | Reader-Solomon majority decoding device for k-element sections of a code combination | |
WO2015116096A3 (en) | Multiple compute nodes | |
UA78098U (en) | Device for error detection | |
RU2015151664A (en) | Majority decoding pseudo-random sequence synchronization device for broadband communication systems | |
RU2013155815A (en) | CONTROL UNIT RESERVED USING MAJORITY ELEMENTS SYSTEM | |
UA93734U (en) | driver of periodic sequence of two-pulse CODE SERIES with programmable parameters | |
UA93718U (en) | Driver of periodic sequence of two-pulse CODE SERIES with programmable parameters | |
UA131597U (en) | FORMER OF SINGLE THREE-PHASE SERIES OF PULSEWAYS WITH ADJUSTABLE DURATION AND DELAY OF THE BEGINNING OF FORMATION REGARDING THE STARTING PULSE | |
UA76022U (en) | FORMER PERIODIC SEQUENCES OF PROGRAMMED DURATION AND FIXED SHEARING THAT IS 6 | |
UA93738U (en) | driver of SINGLE two-pulse CODE SERIES with programmable time parameters | |
UA117430U (en) | DEVICE FOR TRANSMITTER OUTPUT POWER IN WIRELESS MODULES | |
UA58106U (en) | Device for determination of factor sequence characteristics |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | The patent is invalid due to non-payment of fees |
Effective date: 20160520 |