PL3682254T3 - Wykorzystanie procesora wielordzeniowego do łagodzenia błędów obliczeniowych trybu wspólnego - Google Patents

Wykorzystanie procesora wielordzeniowego do łagodzenia błędów obliczeniowych trybu wspólnego

Info

Publication number
PL3682254T3
PL3682254T3 PL18856012.2T PL18856012T PL3682254T3 PL 3682254 T3 PL3682254 T3 PL 3682254T3 PL 18856012 T PL18856012 T PL 18856012T PL 3682254 T3 PL3682254 T3 PL 3682254T3
Authority
PL
Poland
Prior art keywords
common mode
multicore processor
mode computing
mitigate common
faults
Prior art date
Application number
PL18856012.2T
Other languages
English (en)
Inventor
Dino A. Gianisis
Michael G. Adams
Original Assignee
Bae Systems Controls Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bae Systems Controls Inc. filed Critical Bae Systems Controls Inc.
Publication of PL3682254T3 publication Critical patent/PL3682254T3/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0793—Remedial or corrective actions
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B9/00—Safety arrangements
    • G05B9/02—Safety arrangements electric
    • G05B9/03—Safety arrangements electric with multiple-channel loop, i.e. redundant control systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2028—Failover techniques eliminating a faulty processor or activating a spare
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0842—Multiuser, multiprocessor or multiprocessing cache systems for multiprocessing or multitasking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1032—Reliability improvement, data loss prevention, degraded operation etc
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/62—Details of cache specific to multiprocessor cache arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Hardware Redundancy (AREA)
PL18856012.2T 2017-09-14 2018-09-05 Wykorzystanie procesora wielordzeniowego do łagodzenia błędów obliczeniowych trybu wspólnego PL3682254T3 (pl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/704,661 US10353767B2 (en) 2017-09-14 2017-09-14 Use of multicore processor to mitigate common mode computing faults
PCT/US2018/049442 WO2019055257A1 (en) 2017-09-14 2018-09-05 USE OF A MULTI-CORE PROCESSOR TO MITIGATE CALCULATION FAULTS IN COMMON MODE

Publications (1)

Publication Number Publication Date
PL3682254T3 true PL3682254T3 (pl) 2025-09-01

Family

ID=65632205

Family Applications (1)

Application Number Title Priority Date Filing Date
PL18856012.2T PL3682254T3 (pl) 2017-09-14 2018-09-05 Wykorzystanie procesora wielordzeniowego do łagodzenia błędów obliczeniowych trybu wspólnego

Country Status (8)

Country Link
US (1) US10353767B2 (pl)
EP (1) EP3682254B1 (pl)
CN (1) CN111213062B (pl)
DK (1) DK3682254T3 (pl)
ES (1) ES3038868T3 (pl)
FI (1) FI3682254T3 (pl)
PL (1) PL3682254T3 (pl)
WO (1) WO2019055257A1 (pl)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10365980B1 (en) * 2017-10-31 2019-07-30 EMC IP Holding Company LLC Storage system with selectable cached and cacheless modes of operation for distributed storage virtualization
US10474545B1 (en) 2017-10-31 2019-11-12 EMC IP Holding Company LLC Storage system with distributed input-output sequencing
US10922203B1 (en) * 2018-09-21 2021-02-16 Nvidia Corporation Fault injection architecture for resilient GPU computing
FR3088909B1 (fr) * 2018-11-23 2023-01-13 Airbus Procédé et système de sécurisation d’un aéronef contre les cyberattaques
EP3764235B1 (en) 2019-07-12 2022-10-26 Ratier-Figeac SAS Field programmable gate array (fpga) having dissimilar cores
JP7400537B2 (ja) 2020-02-27 2023-12-19 セイコーエプソン株式会社 半導体装置
JP7500994B2 (ja) * 2020-02-27 2024-06-18 セイコーエプソン株式会社 半導体装置
US11347512B1 (en) 2021-02-03 2022-05-31 International Business Machines Corporation Substitution through protocol to protocol translation
US11620178B1 (en) * 2021-11-01 2023-04-04 Arm Limited Fault detection
FR3131643B1 (fr) * 2022-01-04 2024-02-16 Safran Helicopter Engines Système de régulation et de surveillance d’un moteur d’aéronef
CN115237640A (zh) * 2022-08-12 2022-10-25 中国商用飞机有限责任公司 综合模块化航电系统、数据传输方法、飞行器及可读存储介质
CN115454021A (zh) * 2022-08-23 2022-12-09 重庆长安汽车股份有限公司 系统级芯片通信故障的恢复方法、装置及系统
CN116054685B (zh) * 2023-04-03 2023-07-07 南京芯驰半导体科技有限公司 一种基于多核处理器的电流采样冗余系统
EP4468159A1 (en) * 2023-05-23 2024-11-27 Rockwell Collins, Inc. Multi-core system-on-chip
CN117573609B (zh) * 2024-01-16 2024-05-03 宁波中控微电子有限公司 一种具有冗余功能的片上系统及其控制方法
US12461835B2 (en) * 2024-04-18 2025-11-04 Rockwell Collins, Inc. System and method for integrity monitoring of heterogeneous system-on-a-chip (SoC) based systems
CN118348864B (zh) * 2024-05-08 2024-11-05 清华大学 一种基于fpga和risc-v软核处理器及国密软核的冗余控制系统

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW320701B (pl) * 1996-05-16 1997-11-21 Resilience Corp
KR100408493B1 (ko) * 2001-05-07 2003-12-06 한국전력기술 주식회사 소프트웨어 공통유형고장을 자체 배제한 디지털원자로 보호시스템 및 그 제어방법
DE102004051952A1 (de) * 2004-10-25 2006-04-27 Robert Bosch Gmbh Verfahren zur Datenverteilung und Datenverteilungseinheit in einem Mehrprozessorsystem
US7346819B2 (en) * 2004-10-29 2008-03-18 Rambus Inc. Through-core self-test with multiple loopbacks
US7337044B2 (en) * 2004-11-10 2008-02-26 Thales Canada Inc. Dual/triplex flight control architecture
DE102005037217A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zum Vergleich von Daten bei einem Rechnersystem mit wenigstens zwei Ausführungseinheiten
US7609091B2 (en) * 2005-09-29 2009-10-27 Intel Corporation Link transmitter with reduced power consumption
JP2007120956A (ja) * 2005-10-25 2007-05-17 Eicon Denshi Kk 電子機器動作検出装置
US7693616B2 (en) * 2006-03-31 2010-04-06 Honeywell International Inc. System and method of redundancy management for fault effect mitigation
US7514997B2 (en) * 2006-09-11 2009-04-07 Lecroy Corporation Common mode regulation for thermal tail compensation
US8023422B2 (en) * 2007-03-12 2011-09-20 Analog Devices, Inc. Dual core crosspoint system
EP1980924B1 (en) 2007-04-13 2019-10-16 Honeywell International Inc. System and method of redundancy management for fault effect mitigation
CN102067091A (zh) * 2008-06-17 2011-05-18 Nxp股份有限公司 具有混合软硬件控制的高速缓存管理的多处理器系统
WO2009155993A1 (en) 2008-06-27 2009-12-30 Abb Research Ltd. A safety system for a machine
US8335884B2 (en) 2009-07-10 2012-12-18 Brocade Communications Systems, Inc. Multi-processor architecture implementing a serial switch and method of operating same
US8516356B2 (en) 2010-07-20 2013-08-20 Infineon Technologies Ag Real-time error detection by inverse processing
US8769360B2 (en) * 2010-10-14 2014-07-01 International Business Machines Corporation Dynamic detection and identification of the functional state of multi-processor cores
US8671311B2 (en) * 2011-02-15 2014-03-11 International Business Machines Corporation Multiprocessor switch with selective pairing
US20130015322A1 (en) * 2011-07-13 2013-01-17 Analog Devices, Inc. Apparatus and method for reducing common-mode error
CN102306139A (zh) * 2011-08-23 2012-01-04 北京科技大学 用于ofdm无线通信系统的异构多核数字信号处理器
US11323786B2 (en) 2012-10-21 2022-05-03 Semitech Semiconductor Pty Ltd. General purpose single chip controller
US8854123B1 (en) * 2013-03-15 2014-10-07 Nvidia Corporation On-package multiprocessor ground-referenced single-ended interconnect
US9411745B2 (en) * 2013-10-04 2016-08-09 Qualcomm Incorporated Multi-core heterogeneous system translation lookaside buffer coherency
CN104168101B (zh) * 2014-08-28 2017-10-24 广西师范大学 煤矿综采面数据和控制命令数据的双向传输系统
US9493231B2 (en) * 2015-03-20 2016-11-15 The Boeing Company Flight control system command selection and data transport
CN104865515B (zh) * 2015-05-12 2017-10-03 北京航空航天大学 一种多通道集成运算放大器性能参数在线测试系统
CN105207957B (zh) * 2015-08-18 2018-10-30 中国电子科技集团公司第五十八研究所 一种基于片上网络多核架构的系统
US9611033B1 (en) * 2015-09-24 2017-04-04 Rockwell Collins, Inc. System and method for maintaining system integrity in control systems having multi-lane computational differences
US9996431B2 (en) * 2016-03-23 2018-06-12 GM Global Technology Operations LLC Architecture and apparatus for advanced arbitration in embedded controls
CN206270457U (zh) * 2016-10-31 2017-06-20 广东利扬芯片测试股份有限公司 一种用于检测指纹芯片gf118的小电流引脚的测试电路
CN106775659B (zh) * 2016-11-28 2020-01-31 四川航天系统工程研究所 基于高速Linkport接口的嵌入式双核飞行控制软件架构方法

Also Published As

Publication number Publication date
CN111213062B (zh) 2022-11-29
EP3682254A4 (en) 2021-08-25
DK3682254T3 (da) 2025-08-04
US10353767B2 (en) 2019-07-16
WO2019055257A1 (en) 2019-03-21
FI3682254T3 (fi) 2025-08-13
EP3682254A1 (en) 2020-07-22
EP3682254B1 (en) 2025-07-02
ES3038868T3 (en) 2025-10-15
CN111213062A (zh) 2020-05-29
US20190079826A1 (en) 2019-03-14

Similar Documents

Publication Publication Date Title
PL3682254T3 (pl) Wykorzystanie procesora wielordzeniowego do łagodzenia błędów obliczeniowych trybu wspólnego
EP3230850A4 (en) Multi-core processor having cache consistency
PL3261721T3 (pl) Stososowanie pridopidyny w celu poprawy pamięci
SG11201505654YA (en) Securing results of privileged computing operations
EP3234906A4 (en) Facilitating dynamic pipelining of workload executions on graphics processing units on computing devices
EP3286334A4 (en) Method to increase sensitivity of next generation sequencing
GB2549933B (en) Verification of hardware designs to implement floating point power functions
GB201715408D0 (en) Hardware instruction generation unit for specialized processors
IL254097A0 (en) Sub-pixel alignment of probe to design
EP3183711A4 (en) Dynamic scaling of graphics processor execution resources
SG11201704452VA (en) Alignment of inspection to design using built in targets
EP3376950A4 (en) PRESENTATION OF SYMPTOMAL RESTRICTION
HUE043701T2 (hu) Mérési blokk-köz javítás mérési késleltetések csökkentésére
EP3166680C0 (en) ANTI-HSV PROPHYLAXIS BEFORE EXPOSURE
EP3374961A4 (en) ENABLING EFFICIENT CENTRALIZED PRESENTATION OF VIEWPOINT AGNOSTIC GRAPHIC WORKLOADS IN COMPUTER DEVICES
EP3223678C0 (en) DYNAMIC COMPUTER IMAGES TO ENHANCE VISUAL PERCEPTION
IL249109B (en) Mapping 3d to 2d images
IL270817A (en) Use of glutamine synthetase for treating hyperammonemia
GB2581753B (en) Concurrent modification of shared cache line by multiple processors
ZA201706794B (en) Methods and compositions to inhibit symptoms associated with veisalgia
TWI560545B (en) Dynamically updating hardware prefetch trait to exclusive or shared at program detection
SG11201802987UA (en) Formulation of l-ornithine phenylacetate
IL262957A (en) Materials for the treatment of diseases related to the processing of app
HUE056409T2 (hu) PRG4 alkalmazása dinamikus látásélesség és magasabb rendû aberrációk javítására
FI20155150L (fi) Koostumus krapulan oireiden ehkäisemiseksi