PL109971B1 - Fibonacci code adder - Google Patents

Fibonacci code adder Download PDF

Info

Publication number
PL109971B1
PL109971B1 PL1977203158A PL20315877A PL109971B1 PL 109971 B1 PL109971 B1 PL 109971B1 PL 1977203158 A PL1977203158 A PL 1977203158A PL 20315877 A PL20315877 A PL 20315877A PL 109971 B1 PL109971 B1 PL 109971B1
Authority
PL
Poland
Prior art keywords
output
input
inputs
adder
carry
Prior art date
Application number
PL1977203158A
Other languages
English (en)
Polish (pl)
Other versions
PL203158A1 (pl
Inventor
Aleksiej P Stachov
Original Assignee
Taganrogskij Radiotech Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taganrogskij Radiotech Inst filed Critical Taganrogskij Radiotech Inst
Publication of PL203158A1 publication Critical patent/PL203158A1/xx
Publication of PL109971B1 publication Critical patent/PL109971B1/pl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Complex Calculations (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Logic Circuits (AREA)
PL1977203158A 1976-12-22 1977-12-20 Fibonacci code adder PL109971B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU762432391A SU732864A1 (ru) 1976-12-22 1976-12-22 Сумматор кодов фибоначчи

Publications (2)

Publication Number Publication Date
PL203158A1 PL203158A1 (pl) 1978-12-18
PL109971B1 true PL109971B1 (en) 1980-06-30

Family

ID=20687540

Family Applications (1)

Application Number Title Priority Date Filing Date
PL1977203158A PL109971B1 (en) 1976-12-22 1977-12-20 Fibonacci code adder

Country Status (9)

Country Link
US (1) US4159529A (show.php)
JP (1) JPS53101242A (show.php)
CA (1) CA1103807A (show.php)
DD (1) DD136317A1 (show.php)
DE (1) DE2756832A1 (show.php)
FR (1) FR2375655A1 (show.php)
GB (1) GB1565460A (show.php)
PL (1) PL109971B1 (show.php)
SU (1) SU732864A1 (show.php)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU840891A1 (ru) * 1978-05-15 1981-06-23 Винницкийполитехнический Институт Параллельный сумматор кодов фибоначчи
EP0754373B1 (en) * 1995-02-03 2001-06-06 Koninklijke Philips Electronics N.V. Encoding arrangement for encoding a sequence of (n-1)-bit information words into a sequence of n-bit channel words, and a decoding arrangement for decoding a sequence of n-bit channel words into a sequence of (n-1) bit information words
US6934733B1 (en) * 2001-12-12 2005-08-23 Lsi Logic Corporation Optimization of adder based circuit architecture
CN112787658B (zh) * 2020-12-31 2022-12-13 卓尔智联(武汉)研究院有限公司 基于斐波那契进制的逻辑运算电路
US12511123B2 (en) * 2022-10-28 2025-12-30 Jun Zhou Fast carry-calculation oriented redundancy-tolerated fixed-point number coding for massive parallel ALU circuitry design in GPU, TPU, NPU, AI infer chip, CPU, and other computing devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1547633A (fr) * 1967-10-16 1968-11-29 Labo Cent Telecommunicat Circuit d'addition de nombres binaires provenant du codage non linéaire de signaux

Also Published As

Publication number Publication date
US4159529A (en) 1979-06-26
PL203158A1 (pl) 1978-12-18
SU732864A1 (ru) 1980-05-05
FR2375655A1 (fr) 1978-07-21
JPS53101242A (en) 1978-09-04
JPS573100B2 (show.php) 1982-01-20
CA1103807A (en) 1981-06-23
FR2375655B1 (show.php) 1980-08-22
GB1565460A (en) 1980-04-23
DD136317A1 (de) 1979-06-27
DE2756832A1 (de) 1978-07-06

Similar Documents

Publication Publication Date Title
Kailath et al. Displacement ranks of a matrix
Epstein Multiple-valued logic design: an introduction
Akers, Jr On a theory of Boolean functions
Eaton A review of selected topics in multivariate probability inequalities
Chaitin Computational complexity and Gödel's incompleteness theorem
Bojańczyk Complexity of solving linear systems in different models of computation
PL109971B1 (en) Fibonacci code adder
Shepp Normal functions of normal random variables
US3763358A (en) Interweaved matrix updating coordinate converter
PL108086B1 (pl) Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej
Mach et al. Computing approximate (block) rational Krylov subspaces without explicit inversion with extensions to symmetric matrices
Huang et al. Parallel dynamic programming
Brent et al. A systolic architecture for the singular value decomposition
SU798859A1 (ru) Вычислительный узел цифровой сеточнойМОдЕли дл РЕшЕНи диффЕРЕНциАльНыХуРАВНЕНий B чАСТНыХ пРОизВОдНыХ
Gallopoulos The Massively Parallel Processor for problems in fluid dynamics
Hassab A simply solvable class of simultaneous linear equations
SU1501043A1 (ru) Устройство дл умножени
Friedman Constraint Algebra-A Supervisory Programming Technique and a Cognitive Process
SU935954A1 (ru) Вычислительное устройство дл решени дифференциальных уравнений
SU744590A1 (ru) Цифровой функциональный преобразователь
Randolph et al. A network learning model with GERT analysis
SU415662A1 (show.php)
Hamadi et al. Splitting Methods for Computing Matrix Functions (Elements) Based on Non-Zero Diagonals Positions
SU650074A1 (ru) Арифметическое устройство
Gill Synthesis of Linear Sequential Circuits from Input-Output Relations